Design of a digital stochastic computer.

BROWN, A.W.

1975

The author of this thesis retains the right to be identified as such on any occasion in which content from this thesis is referenced or re-used. The licence under which this thesis is distributed applies to the text and any original images only – re-use of any third-party content must still be cleared with the original copyright holder.



This document was downloaded from https://openair.rgu.ac.uk



DESIGN OF A DIGITAL STOCHASTIC COMPUTER

Angus W Brown September, 1975

Thesis submitted for the degree of M.Phil. at Robert Gordon's Institute of Technology 109A 18A

ACKNOWLEDGEMENTS

I would like to thank my supervisor, Dr P Mars, for his invaluable help and constructive criticisms during the course of this project. I would also like to express my gratitude to fellow postgraduate students A J Miller and T Baxter for their consultations with regard to the ADDIE and the automatic patching system.

Finally my appreciation is due to Miss Pam Swanson for her patience and diligence in typing this thesis.

SUMMARY

This thesis describes the design and construction of an automatically patched, general purpose, digital stochastic computer. Also described are the automatic patching system and the software which has been written to operate the machine in conjunction with a PDP/8E minicomputer.

Some applications of the machine are investigated and suggestions as to further work are made.

CONTENTS

P	a	Te

Introduction				
Chapter 1	Review of Stochastic Computation			
1.1	Stochastic Mappings	3		
1.2	Inverter	4		
1.3	The Summer	5		
1.4	The Multiplier	5		
1.5	The Squarer	6		
1.6	The Integrator	6		
1.7	Pseudo Random Binary Sequency Generation	11		
Chapter 2	General Organisation of DISCO	13		
Chapter 3	Automatic Patching			
. 3.1	General System Organisation	17		
3.2	Hardware Organisation	18		
3.3	Software Organisation	20		
3.4	Automatic Testing	22		
Chapter 4	Basic Computing Elements			
4.1	Integration	25		
4.2	PRBS Generation	27		
4.3	Output Interface Design (ADDIE)	33		
Chapter 5	DISCO Organisation			
5.1	Interface with PDP8/E	38		
5.2	The Reading of a 12 bit Number	39		
5.3	The Input to the Comparators	40		
5.4	The Scaling of the Integrators	40		
5.5	The Initial Conditions	41		
5.6	The Visual Display Unit	44		
Chapter 6	Conclusions and Suggestions for Further Work			
6.1	Overall Machine Design	47		
6.2	The Universal Stochastic Module	49		
6.3	Applications	50		
6.4 /				

6.4	Second Order Simulation	51
6.5	Specialised Stochastic Systems	52
6.6	Further Work on Stochastic Systems	53
Appendix 1	DISCO and VDU Control	A l
Appendix 2	Automatic Patching Test	A18
Appendix 3	PRBS Delay Generation (FOCAL)	A24
Appendix 4	PRBS Delay Generation (FORTRAN)	A25
Appendix 5	ADDIE Distribution Curve	A26
Appendix 6	Initial Conditions	A29

.

INTRODUCTION

In 1965, research teams working independently in the fields of pattern recognition and machine learning, suggested a new approach to digital computation.

-1-

They found that by using standard digital gates and counters, and using probability to represent the variables, they could build analogue type modules and combine them to form a stochastic computer.

In certain applications, such as process control, the amount of data to be processed simultaneously is so large that normal computation methods result in intolerable computation times. Digital computers may be very accurate, but are generally slow for on-line applications, because they use sequential operations for addition, subtraction, etc. Analogue machines are inaccurate when large systems are used, because of the build up of drift errors and offset errors in the amplifiers. The solution time however, is virtually instantaneous.

Both systems have their advantages and disadvantages. The digital stochastic computer, it is hoped, combines the advantages of both - the fast processing time of the analogue machine with the accuracy of the digital machine. It does this by using standard digital integrated circuits arranged to form modules of analogue type, such as summers, multipliers and integrators.

The stochastic computer does not represent its variables as a binary number as in a normal digital computer, nor as a voltage level as used in an analogue machine, but uses the probability that the voltage on a line will be a logic 1 or a logic 0 after any clock pulse.

A variable represented by this method will have a mean probability corresponding to its value, and a variance about this mean. By using parallel processing of many variables, / variables, the stochastic computer makes computation time faster than the digital computer. This time, however, is slower than the analogue machine, since probability must be measured over a finite time for reasonable accuracy. A graph, showing the relative areas of use of analogue, stochastic and digital computers is shown in Figure (i).

The value of a variable represented as a stochastic sequence will also be less accurate than that of a digital computer using the same number of bits, but will be more accurate than an analogue computer.

The digital stochastic computer, DISCO, to be described later, (DISCO is an acronym for DIgital Stochastic COmputer) is run under the supervision of a PDP8/E minicomputer through standard digital input/output interfaces. All operations are controlled via a visual display unit consisting of an alphanumeric display on a cathode ray tube and a standard keyboard. The interconnection of the stochastic modules, the setting up of initial conditions on the integrators, and the reading of results, are all controlled from the V.D.U.

All the software written to control these operations, has been written in machine language, since no readily available programming language provided the flexibility and ease of communication that was required. All the machine language programs, to control DISCO, and the V.D.U., are included for reference in Appendix I.

-2-




Figure (i) PROBLEM SIZE VS. COMPUTING TIME

CHAPTER 1

REVIEW OF STOCHASTIC COMPUTATION

A stochastic computer can perform all the standard operations that can be accomplished by an analogue computer, such as integration, multiplication, etc. These operations are performed using standard TTL logic in simple configurations.

-3-

1.1 Stochastic Mappings (2,3,8,9)

Stochastic variables are represented by a clocked sequence of logical ones and zeros on a line. Their value is determined by the probability of a logic 1 occurring on that line at any particular time. In this way, variables with a value between nought and one can be represented directly, with zero being a constant logic 0 on the line, and one a constant logic 1. A half would be represented by there being an equal chance of a one or zero occurring. The mapping that is used in this case (ie, unipolar) is

$$p(on) = E/V$$
 $0 \le E \le V$

where E is the value of the variable, and V is the maximum value to be represented.

This of course, does not give an entirely accurate representation of the variable, but has a binomial distribution about its mean value. When negative quantities have to be represented, as well as positive quantities, one of two methods are normally used. These are single line bipolar and dual line bipolar.

1. Single line bipolar

In this method of representation, the value of the variable, whether positive or negative, is represented on a single line. This is done by using the mapping

$$p(on) = \frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V}$$

where p(on) is the probability that a one will occur, V is the maximum value that may be represented, and E is the variable to be represented.

A /

A variable may therefore lie in the range -V to +V. In the case when E = -V, the probability p(on)will always be zero. When E = +V, p(on) will always be one. In this representation, zero will be represented by

$$p(on) = \frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V} = \frac{1}{2} + \frac{1}{2} \cdot \frac{O}{V} = \frac{1}{2}$$

2. Dual line bipolar

In this case, two lines are used to represent a variable, one for positive quantities and the other for negative quantities. If the quantity to be represented is positive, then

 $p(UP) = \frac{E}{V}$

$$p(DOWN) = 0$$

and if the quantity is negative,

p(UP) = O $p(DOWN) = \frac{E}{V}$

In this representation, if the variable is zero, both the up and down lines will be at logic O.

For the machine to be described, the single line bipolar mapping was adopted.⁽⁸⁾ This mapping requires less hardware for implementation and thus kept down costs, and simplified construction.

The basic elements used in the stochastic computer, are the inverter, summer, multiplier, squarer, and integrator. The operation of these elements is explained below.

This element simply negates the input sequence to give the negative of the number. If the input probability is p then

$$p' = 1 - p$$

where p' is the output probability since p' + p = 1.

If /

If we substitute the mapping $p(on) = \frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V}$ then

$$\frac{1}{2} + \frac{1}{2} \cdot \frac{E'}{V} = 1 - (\frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V})$$

1.3 The Summer - Figure 1.2 (a, 8)

This element has two inputs and one output, which is the normalised sum of the two inputs. The inputs are effectively switched through to the output by a stochastic sequence with the probability of $\frac{1}{2}$. The result is:-

$$p(out) = \frac{1}{2}p(A) + \frac{1}{2}p(B)$$

Substituting the single line bipolar mapping:-

 $\frac{1}{2} + \frac{1}{2} \cdot \frac{E_{O}}{V} = \frac{1}{2} (1 + \frac{1}{2} \cdot \frac{E_{A}}{V} + \frac{1}{2} \cdot \frac{E_{B}}{V})$ $\cdot \frac{E_{O}}{V} = \frac{1}{2} \cdot \frac{E_{A}}{V} + \frac{1}{2} \cdot \frac{E_{B}}{V}$ $\cdot E_{O} = \frac{1}{2} \cdot (E_{A} + E_{B})$

The factor of $\frac{1}{2}$ allows for the condition that the inputs may be greater than $\frac{V}{2}$ which would result in the output being meaningless.

1.4 The Multiplier - Figure 1.3 (a)

This element also has two inputs and provides a normalised output. The circuit is effectively an inverted exclusive-OR. The output is a logic 1 if the two inputs are either both ones or zeros.

p(out) = p(A).p(B) + (l - p(A)).(l - p(B))
Substituting:-/

Substituting:-

$$\frac{1}{2} + \frac{1}{2} \cdot \frac{E_{O}}{V} = (\frac{1}{2} + \frac{1}{2} \cdot \frac{E_{A}}{V}) \cdot (\frac{1}{2} + \frac{1}{2} \cdot \frac{E_{B}}{V}) + (\frac{1}{2} - \frac{1}{2} \cdot \frac{E_{A}}{V}) \cdot (\frac{1}{2} - \frac{1}{2} \cdot \frac{E_{B}}{V})$$

$$\cdot \frac{1}{2} \cdot \frac{E_{O}}{V} = \frac{1}{2} \cdot \frac{E_{A} \cdot E_{B}}{V \cdot V}$$

$$\cdot E_{O} = \frac{E_{A} \cdot E_{B}}{V}$$

The output is normalised by the division of V.

1.5 The Squarer - Figure 1.4 (3,8)

It is not possible to obtain the square of a number by simply connecting the two inputs of a multiplier together. This would result in the output always being at logic 1. It is necessary that the input sequences to a stochastic element be completely independent to achieve unbiased results. In this case, however, all that is required is to delay the sequence by one clock pulse, and use the resulting sequence, and the original sequence as the inputs to a multiplier. The squarer then becomes an element with only one input and one output.

As will be explained subsequently, due to modifications made to the PRBS generators in DISCO, this method of squaring is not possible.

1.6 The Integrator - Figures 1.5, 1.6 (a,8)

Integration is performed by using twelve bit binary up/ down counters, since it is necessary to integrate negative as well as positive quantities. Figure 1.5 shows a simple integrator whose input is connected to the up line, and the inverse connected to the down line. Therefore, if a one is received, it counts up, and if a zero is received, it counts down. It cannot stay in the same state for two successive clock pulses.

If /

If we assume that the counter has N+1 states in the range -1 to +1, and that the input sequence is stochastic and conforms to the mapping

$$p(on) = \frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V}$$

then:-

$$p(UP) = \frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V}$$

 $p(DOWN) = \frac{1}{2} - \frac{1}{2} \cdot \frac{E}{V}$

Let us say that the counter starts in some arbitrary state $\Pi(0)$, then after m clock pulses, the expected output will be:

$$\Pi(m) = \Pi(0) + \sum_{n=0}^{m} (p(UP)_n - p(DOWN)_n) \cdot x$$

where x represents the value of one change of state of the counter.

$$\prod_{n=0}^{\infty} (m) = \prod_{n=0}^{\infty} (0) + \sum_{n=0}^{\infty} (\frac{1}{2} + \frac{1}{2} \cdot \frac{E}{V}) - (\frac{1}{2} - \frac{1}{2} \cdot \frac{E}{V}) \cdot x$$

$$\prod_{m=0}^{\infty} \Pi(m) = \Pi(0) + \sum_{m=0}^{\infty} (\frac{E}{V}) \cdot x$$

But $x = \frac{2}{N}$ so $\Pi(m) = \Pi(0) + \frac{2}{N} \sum_{\substack{n=0 \\ n=0}}^{m} \frac{E}{V}$

$$= \Pi(0) + \frac{2}{N \cdot T} \sum_{n=0}^{m} \frac{E \cdot T}{V}$$

where T is the time for one clock period. The clock period is high, in the order of lMHz, so that $T = 1/10^6 = 10^{-6}$ s, and so we can say T \rightarrow dt.

$$\Pi(t) \stackrel{*}{=} \Pi(0) + \frac{2}{N \cdot T} \int_{0}^{t} \frac{E(t)}{V} dt$$

$$V \ge \Pi(t) = V \ge \Pi(0) + \frac{2}{N \cdot T} \int_{0}^{t} E(t) dt$$

$$E_{out} = E(0) + \frac{2}{N \cdot T} \int_{0}^{t} E(t) dt$$

----- (1.1)

We /

We now see that the expected value of the output from the integrator is the starting value plus the time integral of the input, multiplied by a factor which is proportional to the clock frequency, and inversely proportional to the number of states in the integrator minus one.

A modification to the integrator can be made, Figure 1.6, to make it a two input device. These two inputs are summed and then integrated as can be shown:-

$$\Pi(m) = \Pi(0) + \sum_{\substack{n=0 \ n=0}}^{m} (p(UP)_n - p(DOWN)_n) \cdot x$$

$$\prod(m) = \Pi(0) + \sum_{\substack{n=0 \ n=0}}^{m} (p(A) \cdot p(B) - p(\overline{A}) \cdot p(\overline{B})) \cdot x$$

$$\prod(m) = \Pi(0) + \sum_{\substack{n=0 \ n=0}}^{m} ((\frac{1}{2} + \frac{1}{2} \cdot \frac{E_A}{V}) \cdot (\frac{1}{2} + \frac{1}{2} \cdot \frac{E_B}{V})$$

$$- (\frac{1}{2} - \frac{1}{2} \cdot \frac{E_A}{V}) \cdot (\frac{1}{2} - \frac{1}{2} \cdot \frac{E_B}{V}) \cdot x$$

$$\prod(m) = \Pi(0) + \sum_{\substack{n=0 \ n=0}}^{m} \frac{1}{2} (\frac{E_A}{V} + \frac{E_B}{V}) x$$

As for the previous configuration:

 $\Pi(t) = \Pi(0) + \frac{1}{NT} \int_{0}^{t} (\frac{E_{A}}{V} + \frac{E_{B}}{V}) dt$ • $E_{out} = E_{0} + \frac{1}{NT} \int_{0}^{t} (E_{A} + E_{B}) dt$ ------ (1.2)

As the above shows, it is very easy to add, multiply, etc. using stochastic elements. The variable inputs, which may be available in either digital or analogue form, must now be converted into stochastic sequences.

Conversion from analogue to stochastic may be done using the circuit in Figure 1.7. $^{(8)}$ This involves the use of what is called a true noise source, such as a microplasma diode. This is compared with the analogue signal in a comparator which will give a logic 1 out, if the analogue voltage is greater than the true noise source voltage, and /

-8-

and a logic O out, if it is not. This method has the advantage that all sequences generated will be completely independent.

Digital to stochastic conversion may be performed in one of two ways. A digital to analogue converter may be used to provide an analogue signal, and then used in the above method (Figure 1.8), or the digital number may be compared directly with a pseudo random number in a digital comparator (Figure 1.9)^(a,8)This works in the same way as in the analogue comparator in that it produces a logic 1 if the digital number is greater than the pseudo random number.

The operations in the computer are performed using these sequences, and therefore there must be a conversion of the outputs to digital or analogue form. These outputs take the form of a sequence of ones and zeros. To convert these sequences to an accurate probability, it would be necessary to count the number of ones occurring over a long interval of time, and the solution would be the number of ones that occurred, divided by the number of clock pulses in that time. This would be a satisfactory solution for sequences that remain constant, but would still involve a considerable length of time. For sequences whose probability is changing with time, this method would not be feasible.

The output can be regarded as a steady probability with an inherent variance, that corresponds to noise on an analogue signal. A low pass filter is therefore required. The element used to do this is called the ADDIE (an (3,8,15) acronym for ADaptive DIgital Element). The circuit is shown in Figure 1.10. This is, in effect, a two input summing integrator with negative feedback to give an exponential average of the input sequence. This can be seen from the following analysis, assuming a simple analogue model.

 $E_{o}(t) /$

-9-

$$E_{O}(t) = E_{O}(0) + \frac{1}{NT} \int_{0}^{t} (E(\tau) - E_{O}(\tau)) d\tau$$

$$\dot{E}_{O}(t) = \frac{1}{NT} (E(t) - E_{O}(t))$$

Taking Laplace transforms:-

$$sE_{O}(s) = \frac{1}{NT} (E(s) - E_{O}(s))$$

$$(s + \frac{1}{NT}) E_{O}(s) = \frac{1}{NT} E(s)$$

$$E_{O}(s) = \frac{\frac{1}{NT} E(s)}{(s + \frac{1}{NT})}$$

If we now consider the response to a step input E.

$$E_{O}(s) = \frac{\frac{1}{NT}E}{s(s + \frac{1}{NT})} \qquad E(s) = \frac{E}{S}$$
$$= \frac{E}{S} - \frac{E}{(s + \frac{1}{NT})}$$

 $E_{O}(t) = E(1 - \exp(\frac{t}{NT}))$

It can now be seen that the output will be exponentially weighted with respect to past inputs, and that, if the number of states of the integrator is increased (N) the time constant and accuracy will increase with a corresponding decrease in bandwidth. This ADDIE is called the 'noise' ADDIE, because it uses a pseudo random binary number to give the feedback sequence. There is a modified version which uses a binary rate multiplier instead of a random number source and comparator and is called the BRM ADDIE.⁽⁸⁾ This is discussed further in Chapter four.

1.7 <u>Pseudo-Random Binary Sequence Generation</u> (2,8)

Integration, summation and the input and output interfaces all require either a single random sequence, or a twelve bit random number. The sequences must have a probability of a half, which may be obtained by using pseudo random binary sequence (PRBS) generators. These generators consist of N-bit serial shift registers with feedback; usually taking the form of a single exclusive OR gate whose inputs are the Nth bit and one other, which is chosen as follows.

In an n bit shift register, there are 2ⁿ possible states that it may take. When the feedback is connected in the correct way, the shift register will cycle through every possible state except all zeros. The reason for this being that the all zeros state is one in which the shift register would remain indefinitely.


If the shift register does cycle through every possible state, this would be called a maximal length sequence. It is possible to connect the feedback in a different manner, however, and the generator may only cycle through a small fraction of all possible states. The generator may also start in a state which is not part of the final cyclic pattern.

The maximum length that a sequence can have is 2ⁿ-1, where n is the number of bits in the shift register. Take for example, a three bit PRBS generator. This is shown in Figure 1.11. The feedback is taken correctly from bits 1 and 3. The sequence would take the following form, assuming it was started in state OO1.

Time

1.

-11-




If we take the feedback from bits 1 and 2 however, the shift register will take the following sequence, assuming it starts in state OOL.


Time	Bit 1	Bit 2	Bit 3
0	0	0	1
1	Ο.	0	. 0

This reverts to all zeros, and remains there. It can be shown that the shift register will take a three state cycle if started in any other state. This is shown in the state diagram in Figure 1.12.

This shows the general method of PRBS generation which is used in the stochastic computer, but of course with much larger shift registers. The detailed design considerations and construction peculiar to this particular system are discussed further in Chapter Four.












FIGURE 1-4 SQUARER







12-bit pseudo random number

FIGURE 1.6 Integrator

.







FIGURE 1.7 Analogue to stochastic converter










FIGURE 1.9 Digital to stochastic convertor




FIGURE 1-10 NOISE ADDIE




FIGURE 1.11 PRBS Generator




FIGURE 1.12 P.R.B.S. Sequence

CHAPTER 2

GENERAL SYSTEM ORGANISATION OF DISCO

This chapter describes the general organisation and design of DISCO, the factors influencing the particular choice of construction method, and the overall operation of the system.

The DISCO system is shown in Figures 2.1 and 2.2. It is built using verorack modules and mounted in a standard 19" Three of the modules contain the complete system, rack. one being totally utilised for the automatic patching, and the other two containing the computing elements and PRBS generators. Since the stochastic computer is intended to be a completely flexible system for general purpose simulations, modular construction was envisaged. Each verorack has thirty-four slots into which cards may be inserted. To ensure complete flexibility, each of the thirty-four slots in the lower rack may be used for any type of module whilst the upper rack contains twelve fixed modules and the PRBS generator cards. The individual modules may be summers, multipliers, inverters, comparators or integrators, each module being constructed on one verocard. The fixed modules are assigned to the leftmost twelve slots in the top rack. There are eight inverters, ten multipliers, and ten comparators, of which the inverters and multipliers utilise one card each. The remaining slots are used for the PRBS generators for the complete system.

Some of the modules require a twelve bit random number, whilst others only require a single bit random sequence. In addition, modules may require a clock pulse, or a hold line, or a connection for the input of data. Since the system is to be completely flexible, each modular slot in the system must have all of these functions available. The pin assignment for each modular slot is shown in Figure 2.3. We are limited to one operation per card even though the inverter, for example, uses only one sixth of an integrated circuit. The reason for this unfortunate /

-13-

unfortunate fact is that the integrator circuitry is so complex that only one may be constructed on a verocard. If the system is to remain truly modular, therefore, we may only assign two inputs and one output to each slot.

The automatic patching system has the capacity of connecting any of 96 input nodes to any of 64 output nodes. The modular section of DISCO uses thirty-four of these outputs and sixty-eight inputs. The fixed inverters use eight inputs and eight outputs, the fixed multipliers twenty inputs and ten outputs, and the fixed comparators no inputs and ten outputs. This gives a total utilisation of 96 inputs and 62 outputs. The two connections remaining may be used for external inputs which are already in stochastic form.

The comparators, which are used to provide the conversion between a digital number and a stochastic sequence, must have their data loaded from the PDP8/E under program control. This is done serially, and thus each comparator contains a twelve-bit, serial in, parallel out shift register, with data in and data out connections. Each slot has the pin corresponding to the data out line, connected to the data in line on the adjacent slot. If the comparators in a system are inserted in adjacent slots, this will then form a large, serial in, parallel out shift register. On modules which are not comparators, the data in and data out connections are short circuited, so that they may be inserted between comparators if so desired. A similar method is used for the scaling information required by the integrators. In this case, however, only four bit shift registers are required. This method of loading the data requires that there be no slots left unused between modules, so that the serial data line is not broken. An exception to this rule is that if the modules to the left of the unused slot do not require scaling or input information. Since the data is entered serially from right to left, the slots must be used in that order. Each slot is assigned one output number and two input numbers for use in patching. The leftmost slot in the lower rack is output number one, increasing to output thirty-four at the far right slot. The input numbers of any slot n are 2n-1 and 2n.

When /

When one wishes to use the computer, there is available a layout of the system slot assignments, giving the input and output numbers of the fixed modules, so that interconnections may be easily made. This is shown in Figure 2.4. The modules that are required should be inserted into the modular part of the system, from slot thirty-four to slot one. The block diagram of the required configuration should be marked with the input and output numbers corresponding to the connections in DISCO. An example of this procedure is shown in Figure 2.5. The required connections may now be typed in on the keyboard using the 'C' command, as shown in Using the 'S' command, the integrators should Figure 2.6. then be scaled. Even in the case of unity scaling an integrator must be scaled to ensure that any information in the program, perhaps entered by a previous user, is not used inadvertently. If a connection is made to an output by mistake, it may be corrected by simply retyping the instruction. This erases any previous connection. If there are comparators in the system, the input information is entered by the 'I' command. The comparator numbers that appear on the V.D.U. refer to the comparators in the system, numbered from left to right in ascending order. The final operation corresponds to the setting up of the initial conditions on the integrators. This is essential, because any further instructions will cancel the automatic compute-reset cycle initiated by this command.

There are three distinct methods which may be used to obtain an output from the system. Firstly, the output to be investigated may be read directly by the use of a stochastic to analogue converter.⁽⁹⁾ The converter is simply connected to any node using the automatic patching. The analogue output may be connected to a digital voltmeter for an accurate representation of the variable. Unfortunately, the resultant information must be converted from a voltage to a physical variable by manual calculation. However, if necessary, it would be simple to modify the program to read this voltage and convert it automatically to the required value.

A/

-15-

A second method of output interface involves direct reading of a twelve bit output if the output is from an integrator, and it is plugged into a slot with twelve connections to the PDP8/E. This slot may also be used with an ADDIE to which a single line output has been connected using the patching system. The particular twelve bit number is automatically converted to the proper value and displayed on the V.D.U.

The final output interface method is normally used only for diagnostic purposes. This method utilises the distribution curve as a means of determining the accuracy and variance of an output. A twelve bit number is read continuously and a distribution curve built up on an oscilloscope. This curve may be graphed on an X-Y plotter if necessary. Further explanation of this output method, and some examples of results are given in Chapter Four.

Having considered the overall structure of the DISCO system, we will now consider the specific design of an automatic patching system for the interconnection of individual modules.

-16-









FIGURE 2.2


August Da et annun eine annun eine eine eine eine annungenze betreben eine eine annun eine an	
Pin No.	Use
1	*5 Volts
2	Scale Input
3	Scale output
4	Master clock
5	Hold
6	Scale clock
8, 10, 12,	12-bit noise input
9, 11, 13,31	12-bit digital output
32	Comparator input
33	Comparator output
34	Comparator clock .
35 — 37	Not used
38	Stochastic output
39	Not used
40	Stochastic input
41	Not used
42	Stochastic input
43	Ground

FIGURE 2.3 Pin assignments













FIGURE 2.5 Stochastic sine wave generator



CHAPTER 3

3.1

AUTOMATIC PATCHING

This chapter describes the design of an automatic patching system for the connection of stochastic modules and the routing of output data from the stochastic computer.⁽⁹⁾ General System Organisation

The complete stochastic computing system involves a number of interchangeable modules, with an effective total of 96 input connections and 64 output connections. This represents a total of 96x64 possible connection paths. To obtain a completely flexible system it must be possible to connect any output to any input in a simple manner.

There are several methods that could have been used to patch the system, but almost all have some disadvantages.

It would of course have been possible to hardwire any algorithms on the machine, but this would have been a time consuming process, and generally result in an unsatisfactory system. For example, it would have been impossible, using this method, to have a rapid change in algorithm, and each user would have had to rewire his own particular problem each time he wished to use the machine.

Another possibility would have been to use a conventional patch board system as used in an analogue computer. This would have been a convenient system to use, had the problem of crosstalk not arisen. An analogue machine generally operates at low frequencies, in the order of tens of hertz, while it was envisaged that the stochastic computer would operate at one to ten megahertz. However, a normal patchboard system was tried experimentally, but with little success, due to the predicted crosstalk between adjacent / adjacent lines on the patchboard.

The problem could also have been solved by the use of a 96x64 switching matrix. A particular input and output node would have been connected by the switch at the junction of their particular row and column. Part of this switching matrix was built, using standard TTL logic circuitry. Two inputNAND gates were used as the switches, oneNAND gate input acting as a control line and the other input connected to one of the 64 output A schematic diagram of this system is shown in nodes. Figure 3.1. Any particular output from the computer would be connected to one of the inputs of 96 NAND gates, the outputs of the gates being wire-OR'ed. Each output would be connected to one of the 96 input nodes of the stochastic computer. For this system, 64 modules would be required, one for each output of the computer.

-18-

The control lines would be activated by a command from the PDP8/E minicomputer, the actual information bits being loaded into a serial shift register, 6144 bits long.

The main disadvantage of this form of patching is the high cost both in terms of labour and materials. A typical breakdown of the cost of such a system is given in Figure 3.2.

3.2 Hardware Organisation

The apparent complexity of the system is reduced by the fact that the stochastic machine never requires two outputs to be patched to a given input. It is thus possible to consider using some form of multiplexing system, whereby one, and only one, output is patched to a specific input. This problem may be more easily understood if we say that only one output node may be connected to a given input node. However, any output may be connected to several input nodes. For the 96x64 system we require that a sixty four-to-one multiplexer system be connected to each input, to allow it to be patched to one and only one of the 64 outputs. We / We therefore require 96 of these multiplexers, and although this would appear to be a complex system, it is simplified by the use of MSI integrated circuits. Each multiplexer unit is constructed using four sixteen to one data selectors, and a four to one data selector. (Texas Instruments type SN74150 and SN74151). The schematic diagram is shown in Figure 3.3.

The configuration established by these multiplexers is decided by a six bit binary code, contained in a serial in, parallel out shift register, loaded from the PDP8/E on command from the keyboard. The four least significant bits of the code are common to each of the SN74150 data selectors, and the two most significant bits are connected to the final SN74151 data selector. This integrated circuit is an eight to one data selector, with the most significant bit grounded. By using these MSI integrated circuits, it allows the construction of four multiplexers on one large verocard. There are therefore twenty four cards required, a considerable saving on the previous method.

Since each of the 64 outputs must have a connection to 96 inputs on the multiplexers, they must be buffered. On each of the boards, a single inverter is used for each input to drive the four multiplexers on that board. This reduces the number of gates to be driven by each output to 24. This is achieved by the use of the SN7440 dual four input NAND buffer. These power gates each have an output driving capability of 25, and so only one is required for each output. The buffers are located on two separate cards, adjacent to the patch boards. Two cards are necessary since there are 64 inputs and 64 outputs to be connected, and there are only 72 edge connections on each card.

As well as being smaller and easier to construct, this system is also much less expensive. The cost breakdown of this system is shown in Figure 3.4.

Although /

Although this system is more compact and uses less integrated circuits than the switching matrix, it still requires a large amount of power. Each board of multiplexers requires approximately one amp at five volts, the complete system requiring approximately twenty two amps. It was decided to use a single power supply for the complete computer, and so thirty amps was considered a reasonable figure. A commercial power supply was purchased for use in the system, rated at thirty amps at five volts. These large currents would not of course be necessary in a situation where stochastic computation is used to control a process. The algorithm would then be hardwired, and the current consumption would be approximately one or two amps, since no patching system would be required.

3.3 Software Organisation

If /

The complete computing system and patching, is controlled by a PDP8/E minicomputer via a visual display unit and keyboard. This is shown in Figure 3.5. The software for the system was written so that the PDP8/E would respond to certain control characters typed on the keyboard. The flowchart for this is shown in Figure 3.6, and the operation of the system is as follows.

When the system is switched on and initialised, (ie the program started and reset), all previous patching information stored in the core memory is reset to zero. This ensures that no patching other than that required will occur.

A flashing cursor is displayed on the VDU to signify readiness to accept data. This also has the function of showing where a displayed character will next appear. The character that is typed on the keyboard is tested to determine which command has been given. A list of command characters and their meaning is given in Figure 3.7. Only the first two commands will be dealt with now, the others in their respective chapters. If the character typed is not one of the listed characters, the software will cause a question mark to be displayed on the VDU and the command ignored. If the character is a C, the connection routine will be entered, and the legend "INPUT" displayed. This signifies that the command has been accepted and that the software is waiting for a one or two digit number to be typed on the keyboard. This routine is so often used in the program, that a special subroutine was written for it.

This special subroutine will only accept one or two digit numbers. An attempt to enter a third digit will result in a question mark being displayed, and the routine terminated. If an error is made while entering the data, it may be deleted one character at a time from right to left, by means of the "RUBOUT" key on the keyboard, or wholly deleted by use of the 'back arrow' (+). New data may then be entered. The information typed is stored in a single memory location as a six bit binary word, signifying the "INPUT" on the stochastic computer which is to be connected to an output to be specified. After this connection has been stored, a similar routine is used to allow the OUTPUT connection to be entered. This information is also stored as a six bit binary word.

The final part of the connection routine is to collate the information, and set up the required bit pattern in memory. This bit pattern will eventually be loaded into the serial shift registers on the patching boards. The actual information is stored in forty eight twelve bit words in memory, each word corresponding to two input connections. Each twelve bit word is divided into two six bit codes, which correspond to the outputs to be connected.

-21-

The "INPUT" data therefore defines a specific location in memory, and the "OUTPUT" data, the six bit code to be entered in that location. On completion of this operation the program will return to the start and await the typing of another control character.

If the character typed in is \$, the computer will enter a routine which transfers the input information from memory to the patching system. This information transfer is performed serially because the speed of patching is limited by the typing speed of the human operator. Tt is also necessary to conserve the output connections on the buffered digital input/output on the PDP8/E. There are twelve outputs and twelve inputs on the interface, the outputs being used in pairs. One of each pair is used for information, and the other the clock pulse for that information. The code shift registers on the patching cards are connected together to form one large serial in, parallel out, shift register of 576 bits. Serial shift registers are also used for, scaling of the integrators, input information to comparators, and the setting up of the initial conditions. This requires a total of ten output connections.

3.4 Automatic Testing

Because the patching cards are of such complexity, it was not feasible to test them by manual methods. A machine code program was written in assembly language to test each of the four multiplexers on each card, with varying inputs and different combinations of codes. The flowchart for this program is shown in Figure 3.8.

The PDP8/E stores in memory the bit patterns of the code inputs, ie, four six bit codes, one for each multiplexer on the cards. These bit patterns will be clocked into the serial shift registers on the cards. These four codes are taken sequentially, and each one varied from nought to sixty three, the other three remaining at zero. For /

For every one of these 256 possible codes, a logic zero is applied sequentially to each of the sixty four inputs. The PDP8/E is limited to twelve digital outputs, two of which must be used for the code information and clock pulse. It was therefore necessary to construct an interface card, which contains a sixty four bit, serial in, parallel out, shift register. Each of the outputs on this shift register connects to one of the sixty four inputs on the multiplexer cards. This interface also contains buffers for the clock pulse and shift register inputs.

The sixty four bit shift register is loaded serially from the PDP8/E under program control. This reduces the number of interconnections to two. The schematic diagram of the interface is shown in Figure 3.9.

The program commences by initialising all code patterns to zero, and loading the interface shift register with logic ones, except for the first bit, which is set to zero. This zero is used as the test input, since there is an overall inversion in the patch boards. In this manner, one can ensure that the output will only go to a logic one, if the correct coding is used, and the board is functioning correctly. In addition, open circuit outputs can be conveniently detected as a logic one.

The four six bit codes are now entered into the code shift register and the four outputs interrogated to see if they correspond to the computed outputs. The program computes the expected result from the code patterns and input position. Unless a fault exists, the outputs should remain at zero at all times except when the input position is the same as the decimal equivalent of the bit pattern in the code shift registers.

-23-

If /

If the expected result is not received, then an error routine is entered, and all pertinent information about the fault typed on the teletype. This information consists of:expected output, received output, multiplexer number (1-4), input number (1-64), and the four six bit codes. The program will then continue with the test routine.

If the received output is correct, then the remaining sixty three inputs are tested, and the code pattern updated. This procedure is repeated for every code pattern in one multiplexer. When every code pattern has been tested, the following multiplexer is tested in the same manner. After all four multiplexers have been tested, the computer may halt, or alternatively, it may continue to test the board by returning to the start of the program.

The machine language coding for this program, which was written in PALIII assembly language, is shown in Appendix two.

This test program does not indicate the specific connection or integrated circuit that is causing the fault, but by consideration of the printout, the general nature of the fault may be found. More detailed investigation may then be performed. In practice, a fault is not limited to a single multiplexer, since the inputs are common to all four, and thus by the repetitive nature of a fault, it may be narrowed down to a particular area.

The program has proved its usefulness in the course of time, since approximately 75 per cent of the patch boards exhibited at least one fault immediately after construction. The program is also used to provide a routine check of the patching system every month or so, to ensure no unnoticed faults upset the operating of the stochastic computer.

-24-




Figure 3.1 Initial patching system

전 이 이 지수는 것이다.

I.C. types	Number per board	Unit total	Unit cost	TOTAL COST	
		1536	0.14	215.04	
		768	1.90		
SN7440	2	128	0.1 2	15.36	
S N 7 4 0 4	1	64	0.1 2	7.68	
64 Veroboards 2 Veroracks			2.00	! 28.00	
			25.00	50.00	
en anter a companya da serie da serie Nota da serie			TOTAL	£1875.28	

FIGURE 3.2 Costing of initial patching system





Figure 3.3 Multiplexer


.

	L C. types	Number perboard	Unit total	Unit cost	TOTAL COST
	SN74150 16 SN74151 4		384	2.15 825.60 0.90 86.40	
			9 6		
	SN7404	- 11	264	0.12	31.68
	SN 7 4 1 5 4 3		72	1.90 136.80	
Bufíers	SN7440 SN7404	16 6	32 12	0.12 0.12	3-84 1.44
26 Veroboards 1 Veroraak			2.00	52.00	
			2 5.00	25.00	
				TOTAL	£1162.76

FIGURE 3.4 Costing of final patching system

	1	L		
			C INPUT 57 OUTPUT 35 C INPUT 58 OUTPUT 34 C INPUT 59 OUTPUT 35 C INPUT 69 OUTPUT 35 C INPUT 69 OUTPUT 38 C INPUT 53 OUTPUT 38 I V? 100 COMPS? 1 C01 50 P NO OF INT'S 1 V? 100 SLOT NO 30 E -100 COMPUTE TIME? (S)?1	
	l			








FIGURE 3.6 (b)

Subroutine

(a)

CONTROL CHARACTER	FUNCTION		
C	Interconnection of elements		
8	Enler information into DISCO		
S	Scale the integrators		
R	Read a twelve bit number		
D	Distribution curve		
5	Graph of distribution curve		
Р	Set up initial conditions		
I	Input to the comparators		

3.7 FIGURE

Control

commands





FIGURE 3.8 Automatic testing flowchart



CHAPTER 4

BASIC COMPUTING ELEMENTS

This chapter considers the basic elements of the stochastic computer. In particular we will describe the design of the integrator, the ADDIE, and the PRBS random number generator.

4.1 Integration (3,8)

The block diagram of a basic integrator is shown in Figure 1.6. This, however, was modified for use in the stochastic computer and the block diagram of the new integrator, incorporating these modifications, is shown in Figure 4.1. This circuit consists of three, four bit binary counters (type SN74191) connected to form a twelve bit, ripple through counter. The output of the counter is compared with a twelve bit pseudo-random number to produce a stochastic output. The input circuitry allows the integrator to count up if the inputs are both at logic one, and to count down if they are both at logic zero. If the inputs are not equal, the integrator state will remain unchanged.

The counters require two inputs; an enable input which allows the counter to count when the level is at zero, and an up/down input which decides whether the counter is to count up or down. If the up/down level is zero, the counter will count up, and vice versa. The integrator also requires a 'hold' line, which if held high, has the effect of inhibiting the clock to the counters. The truth table for these functions is shown below.

Inputs /

Inputs			2 A.	Required Outputs			
A		В		Up/down	(U/D)	Enable	(E)
0		0	*	1	•	· 0	
0		1		ø		1	
1		0		Ø		1	
1		1		0		. 0	

By inspection, the required logic expressions are:

 $U/D = \overline{A}$ $\overline{E} = \overline{A}\overline{B} + AB$ or $E = A \oplus B$

Thus the enable output E is derived from the output of an exclusive OR gate, and the up/down line is simply the inverse of the input A. The clock to the system is routed through a NAND gate which serves a dual function. The gate provides the inverted clock pulse form required by the SN74191 integrated circuit, and also enables the clock to be gated by the hold line.

If we now consider equation 1.2,

 $E_{out} = E_0 + \frac{1}{NT} \int_0^t (E_A + E_B) dt$

It may be seen that the output of the integrator is dependent upon 1/T which is the clock period, and 1/N which is the inverse of the number of states in the integrator. Since for an n-bit integrator, $N = 2^n$, scaling of the integrator may be simply achieved by varying n. Thus for example, a reduction of n by one has the effect of dividing N by two. This fact can be used to provide a scaling function for the integrator. It can be accomplished practically by the modification to the basic integrator circuit, shown / shown in Figure 4.2. The first four bits of the integrator are replaced by discrete J-K flip-flops. (type SN7476). This allows the blocking off of one to four bits of the counter so that the integrator may have 8, 9, 10, 11 or 12 bits.

The number of bits that the integrator uses is determined by the code pattern set up in a four bit serial in/parallel out shift register. As with the patching system, these shift registers are loaded serially from the PDP8/E, and thus the scaling factor for each integrator may be entered at the keyboard console. The code patterns and resulting scaling factors are shown in Figure 4.3. Only the first four bits of the integrator are shown in Figure 4.2, since the remaining eight bits are not affected, and only require an enable and up/down signal from the preceding stages. These scaling factors are used to compensate for the normalised outputs produced by some circuit elements, as explained previously in Chapter One.

4.2 PRBS Generation (3,14)

The generation of pseudo-random binary sequences for use as twelve bit random numbers is of essential importance in the design of DISCO. Since the system is so large, and modular, it is necessary to have a twelve bit random number available at every position in the machine. These numbers must not be correlated in any manner, that is, they must be completely independent.

The basic principles of PRBS generation were discussed in Chapter One. There are several methods possible for the generation of large quantities of random numbers. One solution would be to have a large PRBS generator, /

-27-

generator, and generate twelve individual sequences for each number by means of cascaded exclusive OR gates. This obviously would involve a large number of logic gates and complex wiring problems, although one advantage of this system would be that bit independence is provided over a considerable time period.

Another alternative technique would be to provide an individual PRBS generator for each twelve bit number. Thus each PRBS generator would have the same number of bits, but would start in a different initial state. For example, consider a PRBS generator 31 bits long. The number of states that this generator may take is $2^{n}-1 = 2^{31}-1$. The minus one is included since the all zero state is a null condition.

If there are thirty two numbers required, then each PRBS generator must start $(2^{31}-1)/2^5$ states from the previous one. This would ensure that no correlation would occur until after $(2^{31}-1)/2^5$ clock pulses. If the clock rate was one lMHz, then this would be equivalent to a time of

$$\frac{2^{31}-1}{2^5} \times \frac{1}{10^6}$$
 seconds.

that is, approximately 67 seconds. This would be sufficient time for most computations to be completed before correlation effects occurred. Unfortunately, this method would also require a considerable amount of logic gates and shift registers. Another disadvantage would be the difficulty in ensuring that each PRBS generator started in the correct state.

The actual method finally selected for use in DISCO consists of fifteen identical modules and one master generator. The schematic diagram of this system is shown /

-28-

shown in Figure 4.4. The master generator board contains the main thirty one bit PRBS generator from which is derived the $2^{31}/32$ delay using cascaded exclusive OR gates. This delay is routed into a second thirty one bit shift register whose outputs are exclusive OR'd in exactly the same manner as the main shift register to produce the delay $(2^{31}/32) \times 2$. As shown in the schematic diagram, this arrangement is duplicated to obtain 32 sequences.

Practically, it is possible to have two banks of exclusive OR gates on one verocard. Thus only sixteen cards are required for the complete PRBS system. The twelve bit random numbers are the first twelve bits of each shift register, with the most significant bit inverted. This is to give a small degree of negative correlation to improve computational accuracy.

Having selected this basic configuration for PRBS generation, the problem of delay generation must still be solved, that is, in what manner are the exclusive OR gates to be connected to generate the required delays from the basic shift register. The method of calculating delays may be explained using the characteristic equation of the PRBS generator. The feedback on the PRBS generator is derived from the modulo two addition of bits 31 and 4, so that the equation is

$$D_0 = D_{31} \oplus D_4$$

where D_0 is the input to the generator, D_{31} and D_4 are delays 31 and 4 respectively. Rearranging the equation gives

$$D_{31} = D_{\Theta} \oplus D_4$$

ie

 $D_n = D_{(n-31)} \oplus D_{(n-27)}$

This equation may be used to find any delay n. For example, delay 87:

$$D_{87} = D_{(87-31)} \oplus D_{(87-27)}$$

= $D_{56} \oplus D_{60}$

We now have to use the equation repeatedly until the delays are less than or equal to 31. Therefore,

$$D_{56} = D_{(56-31)} \oplus D_{(56-27)}$$

= $D_{25} \oplus D_{29}$

and

$$D_{60} = D_{(60-31)} \oplus D_{(60-27)}$$

= $D_{29} \oplus D_{33}$

and

$$D_{33} = D_2 \oplus D_6$$

Hence

$$D_{87} = D_2 \oplus D_6 \oplus D_{25} \oplus D_{29} \oplus D_{26}$$

Since

$$D_{2q} \oplus D_{2q} = 0$$

we can ignore these delays.

Therefore

$$D_{87} = D_2 \oplus D_6 \oplus D_{25}$$

This algorithmic technique was programmed on a minicomputer and run satisfactorily. The program listing is given in Appendix Three. However, several disadvantages are involved with this method. Since the program was written in an interpretive language, FOCAL, the execution time / time increased rapidly as the magnitude of the input increased. This resulted in a computation time of approximately five minutes for an input involving a delay greater than 10^5 .

We require to find the delays to be exclusive OR'ed to produce delays around 2²⁶, so that this method was not feasible. Another disadvantage was the fact that FOCAL could not operate accurately with integers greater than 999999.

The PDP8/E system had only 4096 x 12 bits storage capacity, so that the quantity of numbers that could be stored was limited. The method previously outlined requires a large amount of storage, since the number of variables to be stored approximately doubles at each succeeding step. In some cases there are cancellations which reduce the storage, but not significantly.

It was noted that at each level of 2ⁿ, as shown in Figure 4.5, where n is a positive integer, the number of delays to be gated together reduced to two. In the pyramid structure shown in Figure 4.5, level 0 represents the initial delay, in this case, 2²⁶. The delays on the other levels are found by subtracting 31 from the previous delay as we move diagonally left down the pyramid, and subtracting 27 as we move diagonally right down the pyramid. This reduction to two delays at certain levels was utilised to allow the program to start at the lowest pair using the equations,

$$d_1 = D - 2^n x a \quad \text{where } d_1 > 0$$

$$d_2 = D - 2^n x b$$

where a = 31, the length of the shift register, and b = 27, the feedback connection. The objective is to find the smallest $d_1 > 0$. This method reduced the computing time and storage required considerably but was not yet the ideal solution.

The next stage was to use these delays d₁ and d₂ as original delays, and use the previous equations. This was repeated continuously, each new pair of delays being utilised as original delays, until every d could be tapped off directly from the master PRBS generator.

Cancellations were automatically made by storing an array of values ST(1), ST(2),..., ST(31) corresponding to each bit of the generator. When a delay d was found in the correct range the corresponding value of ST was incremented by one.

That is, ST(d) = ST(d) + 1 where $1 \le d \le 31$

When every d was in the range one to thirty one, the printout routine in the program would print a value I if the value ST(I) was odd. This meant that the cancelled delays were ignored. By using this cancellation method, the storage required was reduced dramatically, but was not yet of the order to enable large delays to be found.

The final modifications to the program resulted in minimum storage capacity, although the computing time was increased slightly. This enabled the program to be run with large numbers, of the order required by the DISCO system.

After computing the first d_1 and d_2 from the original delay, instead of immediately forming four new delays from d_1 and d_2 , d_2 was stored, and d_1 used to form two new delays. This process was repeated, d_1 forming two delays, and d_2 being stored, until d_1 was in the required range, that is, 1 to 31. When this occurred, the corresponding d_2 was used as an original delay, and the process repeated. If it occurred that d_1 and d_2 were both in the required range, the previous d_2 would be used. Automatic cancellation took place as before. The flowchart for this final program is shown in Figure 4.6, and the FORTRAN listing given in Appendix Four. This /

This explanation is helped by the numerical example shown in Figure 4.7.

4.3 Output Interface Design (ADDIES) (3,8,15)

The ADDIE is the element used to convert a stochastic sequence into a deterministic twelve bit binary number. It was discussed briefly in Chapter One, where it was shown that the output was exponentially weighted with respect to past inputs. A more detailed diagram is shown in Figure 4.8.

The counter in the ADDIE, which is a cascade of three SN74191 up/down counters, will count either up or down, or stay in the same state, depending on the state of the input and the feedback. Tf the input and feedback are both logic one then the ADDIE will count up. If they are both logic zero, then it will count down. Any other condition will result in the counters being disabled and remaining in the same state. The counter is continuously compared with a twelve bit random number using three SN7485, four bit comparators. The output from these comparators will be a logic one if the state of the counter is greater than the random number, and logic zero if the state of the counter is less than or equal to the random number.

It can be seen that if the counter is almost full, there will be very few logic O's at the output of the comparator. However, the output is negated, and so the feedback will tend to be almost all logic O's. This will tend to stop the counter counting up. A similar effect occurs when the counter is almost empty, but this time tending to stop the counter counting down.

As previously mentioned, a modification was made to the ADDIE, by using binary rate multipliers (BRM's) as the feedback element.⁽⁸⁾ The modified circuit is shown in Figure 4.9. The BRM gives an output rate proportional to the value of the input, which is in this case the output from the up/down counters. The output from the BRM however, is gated internally by the clock, and this is not suitable for this application, since we require a full-width pulse. The circuitry also shown in Figure 4.9, was used to lengthen the output pulses from the BRM. It consists of an S-R flip-flop constructed using NAND gates, which is set by the output from the BRM, and only reset if both the output and the inverted clockpulse are at zero. An example of its operation is shown in Figure 4.10.

Using the BRM has the advantage that it removes the necessity for a twelve bit random number. This introduces deterministic feedback, and so improves the accuracy of the ADDIE.

It was necessary to have some means of determining the accuracy of the output, and also to test the output for variance. First, the output was converted to an analogue signal by means of a digital to analogue converter, and then plotted on an X-Y plotter. This gave a useful indication of the accuracy and variance but was a laborious procedure. A more sophisticated method was devised, whereby the output of the ADDIE under test was read and operated on by the PDP8/E minicomputer. The experimental arrangement is shown in Figure 4.11.

The object was to produce a distribution curve of the output of the ADDIE, to be displayed on an oscilloscope. A machine language program was written to accomplish this task and the flowchart for the program is shown in Figure 4.12. The assembly listing for the program is in Appendix Five.

Since /

-34-

Since it is reasonable to assume that the variance of the ADDIE will never be more than plus or minus 100 states either side of the mean value, the distribution curve displayed is limited to these values. The expected mean value is entered into the PDP8/E by means of the front panel console switches.

The twelve bit output from the ADDIE is interrogated and examined to see if it lies within the specified range of states. If it does, a location in memory corresponding to that particular state is incremented If the output is outside the specified range by one. then the reading is ignored. A routine is now entered which produces a display of the distribution curve on the oscilloscope by taking each of the 200 locations in turn and using a digital to analogue converter to provide a corresponding voltage level. This results in a continuously increasing distribution curve. Instead of producing a display for each individual reading, the display characteristics are only exhibited for every thirty samples. This has the effect of producing a flicker-free display and an improvement in the speed of the build up of the distribution curve.

The distribution curve gives a good visual indication of the accuracy of the output interface since the correct estimate of the output value is displayed in the centre of the screen, and a quick guide to variance is evident from the width of the display.

If a permanent record of a distribution curve is required then the program may be slowed down by means of software delays so that the X and Y outputs may be used as the inputs to a graph plotter. Some typical distribution curves for the noise and BRM ADDIE structures for a range of input probabilities are shown in Figures 4.13 to 4.16.

It /

-35-

It can be seen that there is a decrease in variance for the BRM ADDIE due to the deterministic feedback. The discontinuity in the distribution curves for the BRM ADDIE is a characteristic of the BRM. It is due to a change of phase of the output sequence, when the input to the BRM changes from a 'one-all-zeros' state to a 'zero-all-ones' state.⁽⁸⁾


We have seen from the distribution curves that there will be certain variance about the mean value. A more accurate method of estimating the mean value was required, and so a program was written to take a specified number of readings and form an average. The result was also converted to a real value by the E = V(2p(on) - 1) where V is the transformation maximum value of the real variable, and p(on) is the reading taken from the output of the ADDIE. Figure 4.17 shows typical errors for a range of input probabilities, for three ADDIE configurations. These results were obtained by taking 100 readings of the ADDIE states and evaluating an average. The errors are expressed as a percentage of the full scale value The third ADDIE configuration, that of the BRM V. with negative correlation, was obtained by using a negatively correlated random number as the PRBS input to the comparator. The generation of this number was accomplished as shown in Figure 4.18. A single PRBS sequence is clocked along a serial in parallel out shift register, the outputs all being negated except the most significant bit.

The tests previously described refer only to the steady state response of the ADDIEs. The response to various step inputs was also investigated. Some results are shown in Figure 4.19. These curves were obtained using a 12 bit digital to analogue converter and an X-Y plotter. It can be seen that the response time of the BRM ADDIE is almost identical to that of the noise ADDIE.

The /

The effect of varying the number of bits in the ADDIE counters was also investigated. As expected, if the number of bits in the counters were decreased, then the response time decreased, and the accuracy deteriorated. The results for three lengths of counter are shown in Figure 4.20. The frequency response of the ADDIEs were also measured for varying clock frequencies, and the results are shown in Figure 4.21. It may be seen that the BRM and noise ADDIE are almost identical in their response characteristics.

The BRM ADDIE shows an improvement in variance over the noise ADDIE, without any deterioration in bandwidth, and the BRM ADDIE was therefore chosen as the output interface to be used in DISCO.






Figure 4.2


Least significant four bits of the integrator

to enable of SN74191


Code	Multiplying factor	Effective length of integrator
1 1 1 1	1	1.2
0111	2	1 1
1011	4	10
. 1101	8	9
1 1 1 0	16	8


FIGURE 6.3 Scaling of the integrator

. .



eración or r. n. b. o. bega en or








FIGURE 4.6 Delay program flowchart




FIGURE 4.7 Delay generation example





Figure 4.8



Noise ADDIE






Figure 4.9 B.R.M.








Figure 4.10 B.R.M. waveforms





Figure 4.11



ADDIE testing configuration








FIGURE 4.12 Distribution curve flowchart.












FIGURE 4.17 Errors in BRM and Noise ADDIE structures







Figure 4.18




12-bit shift register









CHAPTER 5

DISCO ORGANISATION

This chapter describes the software designed to perform the various operational functions required by DISCO. Amongst the specific functions involved are the reading of a twelve bit number from the output interface and the loading of a twelve bit number into the input interface. Also described is the software system for the scaling of the integrators and the establishment of their initial conditions. Finally, the visual display unit operation and software is explained.

5.1 Interface with PDP8/E

The stochastic computer is supervised and controlled from the console of a video display unit (VDU). The VDU controls the interchange of information and data between the PDP8/E and DISCO. The minicomputer referred to as the PDP8/E is a Digital Equipment Corporation machine, with 16K of core store and several peripherals including analogue to digital converters, digital to analogue converters, real-time clock, and digital buffered input/output.

All the information typed on the console keyboard is stored in the core store, and only transferred to DISCO upon command. The transfer of information is performed almost exclusively by means of the digital input/output facilities. This consists of 12 bits of information, which may be transmitted or received individually or 'en bloc'. The supervisory program will respond to certain command characters typed on the keyboard, but will ignore others by typing a question mark. These command characters and their function are listed in Figure 3.7.

If /

If one of these commands is typed, then the program will enter the subroutine corresponding to that command. Any information to be transmitted is stored sequentially in memory, to be clocked out on the \$ command. This command initiates a series of clock routines for the scaling information, connection information, etc. There are two outputs used for each set of information, one for the data and one for the clock pulse.

The interconnection between the PDP8/E and DISCO is made by a length of flat ribbon cable, terminated at the receiving end by pull-up resistors and Schmitt trigger AND gates (Figure 5.1). Once the information has been entered into DISCO, the inputs may be disabled. This avoids any spurious pulses on the line interfering with the information, and is also a protection against inadvertently entering new data before it is required.

5.2 The Reading of a 12 bit Number

If the command given is R, the program will enter a subroutine to print an average of fifty readings of a 12 bit number. The flowchart for this routine is shown in Figure 5.2. In this case, the digital buffered input on the PDP8/E is used. The number read is the output from an ADDIE or directly from the counter of an integrator. An average of 50 was taken as a reasonable amount to ensure a good representation of the variable. An increase of this figure to 100 samples was found to have no significant effect on the accuracy of the result, while increasing the computing time to a noticeable extent. The process requires the use of the formula

$$E = V(2.p(on) - 1)$$

if the single line bipolar mapping is used. V is the maximum value represented, p(on) is the 12 bit number read, and E is the value of the variable. Since multiplication is involved, the floating point package supplied by the Digital Equipment Corporation was used. This /

-39-

This is a set of mathematical subroutines which may be easily incorporated within the users programs. When fifty readings have been taken, the result is averaged, and then printed in floating point format, eg, 0.734112E02 which is 73.4112.

5.3 The Input to the Comparators

The command I initiates the subroutine to set up the input comparators. The flowchart is shown in Figure 5.3, and the circuit diagram of a comparator is shown in Figure 5.4. Each comparator has a twelve bit number associated with it, corresponding to the required input value. The input subroutine first asks the operator to state the maximum value (V), then the number of comparators being used, and for each comparator, the required input value. These values are converted from the floating point format, in which they are entered, to a twelve bit fraction representing the input probability. This is accomplished using the mapping (3,8)

$$p(on) = \frac{1}{2} + \frac{1}{2} \frac{E}{V}$$

where E is the input value. All the information is stored sequentially in memory and clocked into the comparator shift registers on the \$ command. As in the automatic patching input routine, if the data is entered erroneously, then it may be deleted by the rubout key, one character at a time.

5.4 The Scaling of the Integrators'

The command S causes the subroutine for scaling of the integrators to be entered. As stated previously in Chapter Four, the scaling requires a four bit code pattern to be entered into each integrator, determining the factor by which the output is to be multiplied. In a similar fashion to the comparators, the information is loaded into a four bit shift register on the integrators. The flowchart for this is shown in Figure 5.5. The subroutine /

-40-

subroutine first requests the user to enter the number of integrators in the system, so that the correct number of scaling factors will be requested. The factors themselves are then entered; one per integrator. These are then manipulated to give the correct four bit code, and stored sequentially in memory. Again, the information is only entered into DISCO upon receipt of the \$ command.

(9) 5.5 The Initial Conditions

In normal analogue computers there is a facility for setting up initial conditions on the integrators. This consists of an initial charge on a capacitor so that the output of an integrator will start at a certain set value. In DISCO, the integrator store is an up/down counter so that any initial condition must take the form of a binary number corresponding to the required starting value being set in that counter.

Normally, this would be accomplished by the use of the preset and clear inputs to the individual bits of the counter which would be set to the required bit pattern. This information would then be entered by a single 'load' pulse. This method is not feasible with the equipment available since it requires twelve lines to each position in DISCO, and a twelve bit output from the PDP8/E. There are not enough pin connections on the verocard slots in DISCO for 12 lines to be connected, and a parallel output of 12 bits from the PDP8/E is not possible since several of the outputs are already being used for other functions.

A possibility would have been to use a 12 bit shift register on each integrator to store the initial conditions. These would have been loaded serially from the PDP8/E in the same manner as the comparator inputs. Although this would have been an excellent solution, the integrator circuitry is so complex that there is no physical space on the verocards to allow a shift /

-41-

shift register to be used. It was therefore necessary to store the initial conditions other than in the PDP8/E. Since DISCO may consist of up to a 34 integrator system, the storage required is 34x12 bits. This was realised by the use of MOS integrated circuits. Six 40 bit shift registers with integral recirculate control are contained in one MOS integrated circuit, therefore, two of these are used. This gives the facility for up to a 40 integrator configuration if the DISCO system is expanded at some future date.

The logic for the initial conditions system is shown in schematic form in Figure 5.6 and the machine language program listing is given in Appendix 6.

The system operates by only allowing one integrator at a time to count up to its required initial condition. This is done by having a twelve bit counter in the system, which is clocked at the same time as the integrator counter, and comparing it with the required value. When the required initial condition is reached, the integrator counter is stopped using the hold line and the next integrator enabled. The MOS shift registers are clocked after each integrator has been set, to allow the next initial condition to be compared with the twelve bit counter. This twelve bit counter is also cleared after every comparison.

The initial condition program is entered when the command letter P is typed on the keyboard. The flowchart for this program is shown in Figure 5.7. The first operation is to clear all previous initial conditions from core memory by setting them to zero. The number of integrators in the system and the maximum value V are then requested. The integrators which have to be initialised are identified by the number of the slot in DISCO into which they are inserted. For each integrator in the system, the program requests a slot number and a corresponding initial condition. This information is stored in a series of forty memory locations, one for each integrator in the system. If an integrator is inserted into a slot, but not identified in the program, it will be set to binary zero, ie -V.

When all the initial conditions are in core store, they must be entered into the MOS shift registers in DISCO. This is done by a specific sequence of pulses. The MOS shift registers may be in one of two modes, write or recirculate, the particular mode being determined by the logic level of an input to the integrated circuit. Initially, this input is set to write and then an initialise command sent. This has the effect of clearing all information from the system, and making it available to accept fresh data. The next step is to enter the initial conditions, in groups of twelve bits, into a serial in, parallel out shift register in the system. The outputs of this shift register are connected to the inputs of the twelve MOS shift registers. A clock pulse is generated automatically at the end of each group of twelve bits, to enter the information into the MOS storage. When all the forty initial conditions have been entered, the write/recirculate input is set to recirculate so that the information will not be lost.

Having entered all the initial conditions, all that remains is to enter a specific time interval after which the DISCO system will be reset. The program requests a 'compute time' in seconds, say n, and at every n seconds, an initialise pulse will be sent to the logic, resetting the integrators to their initial conditions. Any time interval from one to forty seconds may be used. The timing is done by the use of the real-time-clock facility in the PDP8/E. This is a crystal controlled clock which may be set to any specific frequency, from 100 Hz to 1MHz, a twelve bit counter, and a buffer-preset register. The twelve bit counter is allowed to count at the specified frequency, until it overflows, when the contents of the buffer-preset register are loaded into it, and the cycle starts /

-43-

starts again. This overflow of the counter may be detected and used to reset the initial conditions system. To allow a specific time interval to pass before the system is reset, the buffer-preset register must be set to minus the number of clock pulses required before the counter overflows. For a time of n seconds, therefore, at a clock frequency of 100Hz the buffer-preset register must be set to $-(100 \times n)$.

The overflow is detected by the use of the interrupt system in the PDP8/E, which causes a jump to a specific memory location when an interrupt occurs, eg when the clock counter overflows. When this happens, the real-time clock is examined to determine whether or not the counter had overflowed. If it had, the initial conditions system is reset and the real-time clock restarted. If the interrupt was generated by something other than the realtime clock, eg, a command being typed on the keyboard, then the interrupt is turned off, and the normal program entered.

5.6 The Visual Display Unit

The VDU used with the PDP8/E is shown in Figure 3.5, and consists of a cathode ray tube and keyboard. The characters displayed are generated inside the unit by a read only memory, in the form of a 5x7 dot matrix. This particular VDU does not have its own memory, but uses the core store of the PDP8/E. It may display up to forty rows of sixtyfour characters, each character being allocated to one word in memory. An electronic tone may also be generated, equivalent to the normal teletype bell.

The PDP8/E has 16K words of memory, in four fields of 4K words. Field zero is used for the main patching programs and field one is used for the visual display unit program and storage. The flowcharts for this program are shown in Figure 5.8. The characters to be displayed are stored in seven bit ASCII format, the remaining bits of /

-44-

of the twelve bit words being used to determine the format of the character. It may be displayed normally, or brighter than normal, or pulsed on and off, or the true and complement forms displayed alternately. All characters are usually displayed in the normal brightness mode, except the last character which is the space character displayed in the pulsed mode, for use as a cursor.

The display uses data break, which is a method whereby the PDP8/E is interrupted by the display, which directly accesses memory for the characters required. This means that the display is automatically refreshed, although the operating speed of the computer is reduced slightly. Memory is accessed sequentially, beginning at a location initially specified by the program. The last of the characters is determined by a special end of screen character which instructs the display to return to the initial location.

When the main patching program is first started, a routine called INIT is entered, which clears the display apart from the flashing cursor. This routine is also entered when the sense switch on the keyboard is depressed. Several special characters have to be sensed before they are displayed since the format they produce is unintelligible. They are the rubout character, the bell character, the carriage return and the special key on the keyboard which signifies that the display is to be moved up one line.

The rubout has to be detected so that the end of screen character and cursor may be moved back one location, which in effect removes the last typed character. The bell character is detected before display, since its seven bit code is the same as that for the letter G. When it is detected, a half second electronic tone is generated within the display. The carriage return character is similar, but does not require any special manipulation, since it is implicit in the line feed character, and so is ignored. Usually, the combination carriage return, line feed is sent, and so only the line feed has an effect, moving /

-45-

moving the cursor to the start of the next line. If the special character \dagger is detected, this signifies that the user requires the display to be moved up by one line. This is done by searching the characters in memory sequentially, until a line feed is encountered. When this is found after say x characters have been examined, the remaining characters in the display are moved to the xth previous location in memory. This routine is also entered if the allowable memory storage is full of characters. However, the user is notified of this occurrence by the previously mentioned electronic tone.

The routines that have been described here are the main operating programs of the DISCO software. Each has its own special function, independent of the others, and thus fault finding is made comparatively easy. Each routine was written individually as DISCO expanded and added to the previous section. At the present moment, the system tape consists of all these routines, except the VDU software, plus the floating point package supplied by DEC, and the distribution curve display and graphing routine. It is of course possible to expand these routines to incorporate any additional software, such as to accept analogue inputs and give graphical outputs on the VDU, etc.




Figure 5.1 Buffer system




FIGURE 5.2 Reading of a 12-bit number

IGURE 5.




FIGURE 5.3 Setting up of the inputs




FIGURE 5,4 Input comparator




FIGURE 5.5 Scaling of integrators

· 14




FIGURE 5.6

Initial conditions Logic




Figure 5.7

Setting up of the Initial conditions




FIGURE 5.8 V.D.U. software

CHAPTER 6

CONCLUSIONS AND SUGGESTIONS FOR FURTHER WORK

6.1 Overall Machine Design

We have seen that the stochastic computer was designed with certain criteria in mind, ie, to be used as a general purpose machine for investigations into non-permanent stochastic structures. Satisfactory operation was attained after certain small faults had been eliminated. No major modifications were necessary to the system, the only faults being dry solder joints, unconnected wires and integrated circuits going open or short circuit. This last problem in particular applied to the automatic patching circuitry.⁽⁹⁾ The probable cause is the high packing density of integrated circuits on each board, which dissipates a large quantity of heat. Since the boards themselves are in close proximity, the heat concentration would tend to cause the integrated circuits of less than full specification to display the faults observed. A possible solution to this problem would be to install a suitable blower fan to maintain the automatic patching cards at a reasonable temperature.

The automatic patching system, as a whole, operates satisfactorily when properly maintained, although faults are not apparent until one tries to use a particular patching configuration. Regular checks on individual boards are therefore necessary at monthly intervals using the automatic testing program written specifically for this purpose.

Having /

Having used the computer to study analogue type problems, certain limitations were observed. The most important of these is the scaling of the integrators. This function is performed to multiply the input to the integrators by a factor of 2, 4, 8 or 16, to compensate for the effect of the summers and multipliers. It is achieved by reducing the counter size from 12 bits to 11, 10, 9 or 8. Observations of this procedure showed that it resulted in increased drift for each scaling step, and hence a similar reduction in accuracy. At maximum scaling, the number of states in the integrator is 256. For each clock pulse, the change is 0.39% of the total counter size, and thus results in a coarse approximation to the variable represented. However, if the counter size was increased to 16 bits, and at maximum scaling reduced to 12 bits, the resulting change for one clock pulse would be 0.024%. This would give increased accuracy and less drift, but would reduce the bandwidth.

Another limiting factor in the system is the output interface. At the moment this consists of a stochastic to analogue convertor, which is in effect a second order filter, with a damping factor slightly less than one. Unfortunately, the accuracy of this interface depends upon a high clock speed, which means that it is not possible to slow the complete system down to observe certain results.

This interface is also necessarily limited in bandwidth due to its design. It is recommended therefore, that the output interface used be an ADDIE, preferably the BRM ADDIE, in conjunction with a digital to analogue convertor. This will give an increased response time, and also enable the output to be observed at low clock rates.

-48-

One further problem arose concerning the main PRBS generator which would start in the all zeros state when power was initially applied. This resulted in no noise sources being available for comparators, integrators, etc. This problem was solved by having a push button on the front panel, which when depressed, loaded several 'ones' into the main PRBS generator shift register.

6.2 The Universal Stochastic Module (USM)

As previously stated, the computer DISCO operates satisfactorily although some improvements have been pointed out. One final improvement would be to have a universal module which contains all the stochastic elements, selectable by a code. This module would contain all the necessary circuitry for use as an input or output interface, integrator, summer or multiplier. It would also have a squarer and invertor, and a PRBS generator which would be programmable to start in one of several states. This would ensure that no correlation of sequences occurred. Selection of the function required would be achieved by means of a three bit code, either entered as three separate digits, or as a serial data string to an on-chip shift register.

This latter method would facilitate cascading of several USMs to form complex systems. A suggested circuit diagram of such a USM is shown in Figure 6.1. In this circuit, the scaling factor for the up/down counter, the ROM address, the function select code, and the input information are all entered into a large serial shift register. It is envisaged that this data will be loaded under control of a minicomputer or microprocessor which will act as supervisor for the complete system. If the length of the counter n is limited to 12 bits, the complete USM could be contained on a 24 pin package. However, if n / However, if n is required to be 16 bits, then the next size of package, 40 pin, will be required. In this case, it may be desirable to omit the function select logic, and simply have all functions and their inverses available at separate output pins. This would have the advantage that one USM would provide multiple functions of the two inputs if this was so desired.

The construction of such a module would be economically sound, reducing considerably the overall cost of the stochastic computer and simplifying construction.

6.3 Applications (9)

The stochastic computer and particularly the USM should prove to be a significant step forward in the fields of on-line process control and general instrumentation problems. The limiting factor in process control is not the lack of suitable algorithmic techniques, but the speed of computation. The stochastic computer is faster than the conventional digital computer since the computing operations are performed in parallel and it is also more accurate than the analogue computer. It is envisaged that the main use of the USM will be in hard wired packages performing particular algorithms, which will be plugged into the bus on conventional digital computer systems. The algorithms in which it will be most useful are expected to be linear and dynamic programming and matrix inversion and multiplication.

In many instances, the input to the control system will already be in stochastic form. This gives the stochastic computer an inherent advantage over conventional systems, since no interface problems arise. Because the stochastic computer modules are based / based on conventional analogue structures, a system of USMs can directly replace these functions. This would result in D/A and A/D convertors being unnecessary, and an increase in computation speed.

6.4 Second Order Simulation (3,9)

As an example of stochastic computation, the well known second order configuration was set up using the facilities of the complete DISCO system. The block diagram of the configuration is shown in Figure 6.2. The interconnections were made using the automatic patching system via the VDU and the output connected to an ultra violet graph plotter through a stochastic to analogue convertor. The results shown in Figure 6.3 were obtained by varying the scaling factors M and N. The initial condition of the output was set to -50, where the maximum was -100, and then the system was activated. The damping factor of this configuration is given by

 $z = \frac{1}{2} \cdot \left(\frac{N}{M}\right)^{\frac{1}{2}}$

where M and N are the scaling factors. In the results shown, the damping factors are 0.25, 0.35, 0.5 and 0.7. This is of course a trivial problem, and is only used to demonstrate the typical method of use of DISCO. Several of the available functions were used, namely the automatic patching, the scaling function, the comparator input, and the initial conditions. The 'read' function was also used when setting up the system although it was converted from reading a 12 bit number, to that of reading an analogue voltage, using the A/D convertor in the PDP8/E.

Another simple system was set up to demonstrate the operation of the system. This was the sine wave generator, the block diagram of which is shown in Figure 2.5. The output of this system was again monitored /

-51-

monitored on the ultra violet plotter and is shown in Figure 6.4. It can be seen that the amplitude of the output varies slightly due to the inherent drift of the integrators. The frequency of oscillation is determined by the scaling factors of the integrators - both of which must be the same, and the clock frequency.

6.5 Specialised Stochastic Systems

Although the stochastic computer is a valuable tool for use in conventional analogue type structures, it is ideally suited for stochastic system simulation. To this end, two specialised systems have been constructed using stochastic computing elements and techniques.⁽⁹⁾ These systems are called the Random Walks and Markov chain processes and are contained in a separate rack in the DISCO system. A photograph of the front panel of these systems is shown in Figure 6.5.

The Markov chain process is a stochastic system consisting mainly of repetitive matrix multiplication which is of course ideally suited for use with the DISCO computer. Used in the system are twelve comparators and the automatic patching. The Random Walk circuitry consists of three up/down counters and is connected to the PRBS system in DISCO. The counters are set at some starting points, and allowed to count up and down according to the PRBS input. Eventually the counters will reach a barrier, ie, full up or empty when they may be held, or allowed to reflect from the particular barrier they have reached. The output from the system is taken from the counters and suitably decoded to drive four seven segment displays. Eventually, it is envisaged that the outputs will be converted to analogue /

analogue voltages using BCD to analogue convertors. More detailed explanations and circuit diagrams of these systems are available in two CNAA M.Phil. theses.

6.6 Further Work on Stochastic Systems

It is hoped that stochastic automata will be the next field of research using the stochastic computer. These devices, when used in a random environment can be used as learning models. They may be made to change their operating probabilities due to a change in the environment by a system of punishment and reward. The usefulness of these devices is most obvious in a situation where the characteristics of a process are not known, and there is no mathematical description of the process available. Stochastic automata may be used in such a situation, where the reaction with the environment changes the probabilistic structure of the device so that the optimum result is The devices would then be known as learning achieved. automata. One advantage over conventional optimisation methods such as steepest descent and hill climbing techniques is that the stochastic automata will not lock on to local optima but find the truly global optimum.

Very little work has been done on these learning systems due to the time taken to process any simulation programs. It is hoped that the stochastic computer will result in much faster computation times, as an actual learning system will be constructed, not simulated. It is intended that this will be one of the main fields of investigation undertaken using the completed stochastic computer DISCO.




FIGURE 5.1 Universal Stochastic Module







FIGURE 6+2 Second order system










FIGURE 6.5 Specialised Stochastic Systems

REFERENCES

- 1. B R Gaines, Stochastic Computation, IEEE Transactions on computers, April 1968, p.410.
- B R Gaines, Stochastic Computer thrives on noise Electronics July 1967, pp. 72-79.
- 3. B R Gaines, Stochastic Computing, Spring Joint Computer Conference, pp. 149-156.
- 4. Sergio T Ribeiro, Random Pulse Machines, IEEE Transactions on Electronic Computers, June 1967, pp. 261-276.
- B R Gaines, Computers, Stochastic, Encyclopaedia of Linguistics Information and Control, pp. 66-76.
- W J Poppelbaum, C Afuso, and J W Esch, Stochastic Computing Elements and Systems, Fall Joint Computer Conference, 1967, pp. 635-644.
- 7. S F Reddaway and M French, Stochastic Digital Computing, Microelectronics, Oct 1969, pp. 32-37.
- 8. A J Miller, Digital Stochastic Computation, PhD Thesis, University of Aberdeen, 1975.
- 9. T Baxter, Some Design Aspects and Applications of Digital Stochastic Computers, MPhil Thesis, CNAA Robert Gordon's Institute of Technology, 1975.
- 10. A J Miller, A W Brown and P Mars, Moving Average Output Interface for Digital Stochastic Computers, Electronics Letters, 1974, 10, pp. 419-420.
- 11. A J Miller, A W Brown and P Mars, Optimum Criteria for Output Interfaces in Digital Stochastic Computers, Electronics Letters, 1975, 11, pp. 326-327.
- 12. A J Miller, A W Brown and P Mars, Adaptive Logic Circuits for Digital Stochastic Computers, Electronics Letters, 1973, 9, pp. 500-502.
- 13. A J Miller, A W Brown, and P Mars, Error Reduction Techniques in Digital Stochastic Computers, Submitted for publication to IEEE Trans. on Electronic Computers.

14. /

- 14. A J Miller, A W Brown, and P Mars, A Simple Technique for the Generation of Delayed Maximum Length Linear Binary Sequences, Submitted for publication to IEEE Trans. on Electronic Computers.
- 15. A J Miller, A W Brown, and P Mars, A Study of an Output Interface for a Digital Stochastic Computer, Int. J. Electronics, 1974, Vol 37, No 5, pp. 637-655.
- 16. Kumpati S Narendra and M A L Thathachar, Learning Automata - A Survey, IEEE Trans on Systems Man and Cybernetics, Vol SMC-4 No 4, July 1974, pp. 323-334.

APPENDIX 1

DISCO and VDU control

			*23	
	Ø320	୶ଡ଼ୠୠ	LISH,	04
	0021	6931		XSF
	5322	5921		JHD1
1	0923	6936		KRB
	0324	3114		DCA CHAR
	0725	1110		TAD CHAR
	0026	5420		JMP I LISN
	0027	9395	TYPE,	03
	QU30	6721		TSF
		5030		J1471
	0932	6046		TLS
	0033	7200		CLA
	0034	5427		JMP I TYPE
٠	0035	ផតផង	OUEST,	3
	0036	1125		TAD KOUEST
	0037	4927		JUS TYPE
	3040	5435		JHP I QUEST
		0400	CRLF	a
	jø42			TAD K215
	0943	4027		JMS TYPE
	61944	1123		TAD X212
	0345	4927		JMS TYPE
	6846	5441		JMP I CRLF
	0947	a a 3 a	HESG.	g
	0050	1546		TAD I POINTR
	3351			JHS TYPE
	0352			ISZ POINTR
	0953	2115		LSZ CHECK
	3954	5050		JMD 1
	3955	5447		JMP I MESG
	9956		K77,	77
	3457	7747		7700
	9069	0334	KBACK.	334
			*106	
	9100	610161	SW1.	3
	61 61	36.16	STORE,	4
	0102	90101-2		Ø
	01/33	apart	CHK	63
	Ø1 @4	7794	14611,	- 65
•	@1 @5	0690	START,	698
	0106	3044	, RTHIGG	()
	9197	7475	MG.	-343
	01101	17.13.14	CHAR:	()
	61.1.1	7455	149.	323
	0112	7534	hDQL,	- 244
	0112	7773	1110,	-13
	9114	7767	6111,	-11
	0115	(74 (A ·) %	CHECK.	. 71
	0116	0135	MSE1,	H8S1
	0117	(1,j,l)(1)	LOCADS	14
	0130	7777	111,	-1
	0121	网络网络	LOCHG,	-și
	0155	0145	4432.	HE 42
	M123	9616	102123	212

	61.24	0215	K215,	215
		1277		
	1126	ଡମ୍ମ୍	ST1,	(3
	@127.	7548	MSPACE,	-240
	0139	7444	MRIIR,	-334
	Ø131	7441	HDEL,	-337
	9132	7775	M3,	-3 .
1	Ø133	7520	M264,	-2.60
	0134	7776	12,0	-2
	0135	9240	MES1.	240
		(1246)		249
	0137	0311		311 .
	0140	0316		316
	6141	632A -		329
	0142	0325		325
	9143	0324		324
		0243		240
			1 17 6 6	
٠		6246	HES2,	249
	的146	9246		249
	0147	0317		317
	9159	0325		325
	0151	0324		324
	Ø152	6329		320
	0153	0325		325
	6154	0324		324 -
	0155	.0240		240
	4		*200	
	0000	2040		110 010
	0230	7349	REGIN,	CLA CLL
	02.01	3169		DCA SVI
	68.95	3191		DCA STOPE
	12:43	3192		DCA STORE+1
	0204	3193		DCA CHK
		6946		TLS
		6032		KCC
	9297	1194		TAD M60 .
	Ø210	3163		DCA CHK
	9211	1145		TAD START
	9212	3136		DCA POINTR
	0213			DCA 1 POINTY
	Ø214			
				ISZ POINTR
		81/03		ISZ CHK
		5213		.Jup3
	0217	4.4.2; 1	WAIT,	JMS CRLF
	9223	4920		JHS LISY
	6221	1197		TAD LC
		7650		
				SNA GLA
	N583	5236	`	JUD INDUT
	0554	1110		TAD CHAR
	9225	1111		TAD HS
	0226	7657		SVA CLA
	6227			
	6234	1110		TAD CHAR
	0231	1112		TAD HOOL
	0232	7659		SNA CLA
	0233	5772		HIP I CLOCK
	9234			THE OTHERT
		5917		
				JHP HAIT
			TADUT,	TAD CHAR
	3237	4927		HIS TYPE

9240	1113		TAD	M19
9241				CHECK
0242	1116			hSE1
0243	3106		DCA	50194JS
0244	4947		JMS	MESG
0245	439(4		JMS	MEXT
0246	4773		J145	I MOPH
9247				LOCAD
9259			TAD	
6251				242
0252	1195			START
Ø253	3121		DCA	LOCNO ·
0254	7004		RAL	
9255	3199		DCA	SUL
0256.			TAD	è111
0257				CHECK
				HSE2
62.60				
Ø2.61	3146			PUINTR
0262	4947			MESS
0263	4399		JUS	MEXT
3264	4773		JmS	I NORM
02.65	1117		TAD	LOCAD
0266			TAD	
0267				LOCAD
	11/2/4			SW1
	5672	v		I • + 1
0272	61476			ΓX+1
Ø273	3191			STORE
92721	3192			STORE+1
Ø275	1193		TAD	CHK
0276	5374		.J14D	MOPH+1
0277	5217		JEP	MAIT
43 (J 🔿	0000	NEXT,	<i>[</i> .]	
0301	7303		CLA	CLL
4348	1126			STI .
9393	3146			POINTE
9394	3173			CHIC
0305	4423	XNXT,		LISH
		APIA 2		
0306	1127			MSPACE
9347	7.650		SMA	
6310			JMP	
0311	1112		TAD	CHAR
4312	1135		TAD	HRITIS
0313	7659		SMA	CLA
6314	5337		.TelP	ERASE
0315	1113		TAD	CHAR
9316	1131	,	TAD	HDEL,
0317	7650		SHA	CLA
4324	5364			DELETS
4321	2103		IFZ	CHK
9322	1193		TAD	
4323	1132		TAD	
0324	7640			
			SZA	
	5336		. HOP.	
0326	4435			OF EST
327	5217	•		17 A T T
6334	1113			CHAR .
4331	4:127		JUS	TINE .
9332	1116		$r_{\rm inD}$	CFAR
0333	1133		- 3.70	126%

		· · · · · ·		
Ø334	3596		DC A	I DOINTS
Ø335	2106		ISZ	POINTR
0336	5395		JHD	XHXT
0337	1103	ERASE,	TAD	CHK
0340	7659		SMA	CLA
0341	5395		JUD	XNXT.
0342	1103		TAD	СНК
0343	1120	· ·	TAD	141
0344	7644		SZA	
9345	5355		JHP	
034.6	1126		TAD	
Ø347 ·				POINTR
0350	3101			STORE
Ø351	3103		DCA	
	1069	SSX'		KBACK
	4027			TYPE
	5395			XMXT
	3192	R2.		STORE+1
	1126		Υ <u>4</u> D	STI
0357	7301		IAC	202-102
	3166			POINTR
	3193			СНК
	2103		ISZ	XAS CHK
•	5352 5273	DELETE,		
	-3193	ه وزو از من مل ما از از از	DCA	
0365	1110	1		CHAR
Ø367	4027			TYPE
1.1 2 / 14		•	INID	MEX.L+1
0370	5301	SCOLEX.		NEXT+1
0371	0371		SCAL	312
0371 0372	0371 0425	CLOCKY,	SCAI CLOU	зе УК
0371 0372 0373	0371 0425 9400		SCAI CLOC MORI	1E 3K 4X
0371 0372 0373	0371 0425	CLOCKY,	SCAI CLOU MORU SNA	зе УК
Ø371 Ø372 Ø373 Ø374	0371 0425 0400 7659 5305	CLOCKY,	SCAI CLOU MORU SNA JHP	le JK 4X CLA
 Ø371 Ø372 Ø373 Ø374 Ø375 	0371 0425 0400 7659 5305	CLOCKY,	SCAI CLOU MORU SNA JHP	le Cla Cla Xnxt
 Ø371 Ø372 Ø373 Ø374 Ø375 	0371 0425 0400 7659 5305	CLOCKY, MORM,	SCAI CLOU MORU SNA JHP	le Cla Cla Xnxt
0371 0372 0373 0374 0375 0376	0371 0425 0400 7654 5305 5365	CLOCKY, Norm, ×4116	SCAI CLOU MORU SNA JHP JMP	le Cla Cla Xnxt
0371 0372 0373 9374 0375 0376 0450 0450 0450 0462	0371 0425 0400 7655 5305 5365 5365 7300 7300 1133	CLOCKY, Norm, ×4116	SCAI CLOU MORU SNA JHP JMP	le CK 4X CLA XMXT DELETE+1 GLL
0371 0372 0373 9374 0375 0376 0450 0450 0450 0462	0371 0425 0400 7656 5305 5365 5365 7300	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JHP JHP JMP CLA TAD TAD	LE DK 4X CLA XNXT DELETE+1 CLL CHK N2
Ø371 Ø372 Ø373 Ø375 Ø375 Ø376 Ø494 Ø494 Ø402 Ø403 Ø404	0371 0425 0400 7655 5305 5365 5365 7300 1133 1134 7640	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JHP JHP JMP CLA TAD TAD	le CK 4X CLA XNXT DELETE+1 CLL CHK
Ø371 Ø372 Ø373 Ø374 Ø375 Ø376 Ø476 Ø476 Ø476 Ø476 Ø476 Ø476 Ø476	0371 0425 0400 7656 5305 5365 5365 7300 7300 1133 1134 7640 5220	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JMP JMP Ø CLA TAD TAD SZA JMP	LE CK 4X CLA XNXT DELETE+1 CLL CHK N2 CLA OHE
Ø371 Ø372 Ø373 Ø375 Ø375 Ø376 Ø476 Ø476 Ø462 Ø462 Ø463 Ø465 Ø465	0371 0425 0400 7656 5305 5365 5365 7300 1103 1134 7640 5220 1126	CLOCKY, Norm, ×4116	SCAI CLOO MORI SNA JMP JMP GLA TAD SZA JMP TAD	LE CK 4X CLA XNXT DELETE+1 CLL CHK 42 CLA OHE ST1
Ø371 Ø372 Ø373 Ø375 Ø375 Ø376 Ø494 Ø494 Ø402 Ø403 Ø402 Ø403 Ø405 Ø405 Ø405	0371 0425 0400 7656 5305 5365 5365 7300 1103 1134 7640 5220 1126 3106	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JHP JHP CLA TAD CLA TAD SZA JMP TAD DCA	LE DK 4X CLA XNXT DELETE+1 CLL CHK N2 CLA OME ST1 POIMTR
Ø371 Ø372 Ø373 Ø375 Ø375 Ø376 Ø494 Ø494 Ø402 Ø403 Ø404 Ø405 Ø405 Ø405 Ø407 Ø407 Ø407 Ø407 Ø407	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7655\\ 5305\\ 5305\\ 5365\\ 6000\\ 7300\\ 1133\\ 1134\\ 7640\\ 5220\\ 1126\\ 3106\\ 1506\\ \end{array}$	CLOCKY, Norm, ×4116	SCAI CLOU NOR SNA JHP JHP CLA TAD SZA JMP TAD DCA TAD	LE DK 4X CLA XNXT DELETE+1 CLL CHK 42 CLA OHE ST1 POINTR I POINTR
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0476\\ 0476\\ 0476\\ 0476\\ 0462\\ 0463\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 16\\ 0411\\ \end{array}$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7306\\ 1133\\ 1134\\ 7646\\ 5221\\ 1126\\ 3146\\ 1506\\ 7166\\ 7166\end{array}$	CLOCKY, Norm, ×4116	SCAI CLOC MORI SNA JMP JMP CLA TAD CLA TAD SZA JMP TAD DCA TAD CLL	LE CLA XNXT DELETE+1 CLL CHK N2 CLA ONE ST1 POINTR I POINTR RTL
Ø371 Ø372 Ø373 Ø375 Ø375 Ø375 Ø376 Ø494 Ø402 Ø402 Ø403 Ø402 Ø405 Ø405 Ø405 Ø406 Ø416 Ø411 Ø412	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7306\\ 1103\\ 1134\\ 7640\\ 5220\\ 1126\\ 3106\\ 1506\\ 7106\\ 1506\\ 1566\end{array}$	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JMP JMP CLA TAD SZA JMP TAD SZA JMP TAD CLL TAD	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR I POINTR QTL 1 POINTR
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 04375\\ 0476\\ 0401\\ 0402\\ 0403\\ 0404\\ 0405\\ 0404\\ 0405\\ 0406\\ 0401\\ 0412\\ 0412\\ 0413\\ \end{array}$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7306\\ 1103\\ 1103\\ 1134\\ 7646\\ 5220\\ 1126\\ 3106\\ 1526\\ 1566\\ 7166\\ 1566\\ 7164\\ \end{array}$	CLOCKY, Norm, ×4116	SCAI CLOU MORI SNA JMP JMP CLA TAD CLA TAD CLA TAD CLA TAD CLL TAD CLL	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR QTL 1 POINTR RAL
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0401\\ 0402\\ 0403\\ 0404\\ 0405\\ 0404\\ 0405\\ 0405\\ 0406\\ 0407\\ 0405\\ 04016\\ 0407\\ 0412\\ 0413\\ 0413\\ 0413\\ 0414\\ 0414\\ 0413\\ 0414$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7655\\ 5305\\ 5305\\ 5365\\ 6000\\ 7300\\ 1103\\ 1103\\ 1134\\ 7640\\ 5220\\ 1126\\ 3106\\ 1506\\ 7106\\ 1506\\ 7164\\ 2166\\ 7164\\ 2166\end{array}$	CLOCKY, Norm, ×4116	SCAF CLOU MOR SNA JHP JHP CLA TAD SZA TAD SZA JMP TAD DCA TAD CLL TAD CLL TAD CLL TAD	LE CLA XNXT DELETE+1 CLL CHK M2 CLA OHE ST1 POINTR ST1 POINTR RAL POINTR RAL POINTR
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0461\\ 0462\\ 0463\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0413\\ 0413\\ 0413\\ 0415\\$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5305\\ 5365\\ 7300\\ 1173\\ 1134\\ 7640\\ 1173\\ 1134\\ 7640\\ 1126\\ 3176\\ 1506\\ 7106\\ 1506\\ 7104\\ 2166\\ 1506\\ 1506\\ \end{array}$	CLOCKY, Norm, ×4116	SCAI CLOC MORI SNA JMP JMP CLA TAD CLA TAD CLA TAD CLA TAD CLL TAD CLL TAD CLL TAD	LE CK 4X CLA XNXT DELETE+1 CLL CHK M2 CLA OHE ST1 POINTR I POINTR RAL POINTR RAL POINTR RAL POINTR I POINTR I POINTR
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 045\\ 045\\ 045\\ 0401\\ 0402\\ 0403\\ 0404\\ 5405\\ 0404\\ 5405\\ 0405\\ 0405\\ 0405\\ 0405\\ 0405\\ 0416\\ 0411\\ 0412\\ 0413\\ 5414\\ 0415\\ 5416\\ \end{array}$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7300\\ 1103\\ 1103\\ 1134\\ 7640\\ 5220\\ 1126\\ 3106\\ 1506\\ 7106\\ 1506\\ 7106\\ 1506\\ 7104\\ 2106\\ 1506\\ 3117\\ \end{array}$	CLOCKY, Norm, ×4116	SCAP CLOU MOR SNA JMP JMP CLA TAD CLA TAD SZA JMP TAD SZA JMP TAD CLA TAD CLL TAD CLL TAD CLL TAD	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR RAL POINTR RAL POINTR RAL POINTR LOCAD
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0374\\ 0375\\ 0376\\ 0401\\ 0402\\ 0401\\ 0402\\ 0403\\ 0404\\ 0405\\ 0404\\ 0405\\ 0406\\ 0407\\ 0405\\ 0406\\ 0411\\ 0412\\ 0412\\ 0413\\ 0415\\ 0415\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0417\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0415\\ 0416\\ 0417\\ 0416\\$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7306\\ 1103\\ 1103\\ 1134\\ 7640\\ 5220\\ 1126\\ 3106\\ 7166\\ 1506\\ 7166\\ 1506\\ 3117\\ 5224\\ \end{array}$	CLOCKY, NORM, *4104 NORMY,	SCAI CLOU MOR SNA JHP JHP CLA TAD CLA TAD CLA TAD CLA TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OME ST1 POINTR 1 POINTR RAL POINTR RAL POINTR LOCAD +5
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0461\\ 0402\\ 0461\\ 0402\\ 0463\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 0465\\ 0464\\ 11\\ 0412\\ 0413\\ 0413\\ 0413\\ 0415\\ 0415\\ 0416\\ 0417\\ 0426\\ 0416\\ 0417\\ 0426\\ 0417\\ 0426\\ 0417\\ 0426\\ 0417\\ 0426\\ 040\\ 040\\ 040\\ 040\\ 040\\ 040\\ 040\\ 04$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7300\\ 1103\\ 1103\\ 1134\\ 7640\\ 1126\\ 3106\\ 1506\\ 1506\\ 1506\\ 1506\\ 1506\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ \end{array}$	CLOCKY, NORM, *4104 NORMY,	SCAI CLOU MOR SNA JHP JMP CLA TAD CLA TAD CLA TAD CLA TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLA	LE DK 4X CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR I POINTR RAL POINTR RAL POINTR LOCAD +5 ST1
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0461\\ 0462\\ 0463\\ 0464\\ 0465\\ 0465\\ 0465\\ 0465\\ 0467\\ 0465\\ 0467\\ 0465\\ 0417\\ 0412\\ 0413\\ 3414\\ 0415\\ 0415\\ 0417\\ 0426\\ 0412\\ 0426\\ 0412\\ 0426\\ 0412\\$	0371 0425 0490 7656 5395 5365 0000 7300 1103 1103 1134 7640 1126 3106 1506 7106 1506 7106 1506 3117 5224 126 3117	CLOCKY, NORM, *4104 NORMY,	SCAH CLOU MOR SNA JHP JHP CLA TAD SZA TAD SZA JMP TAD SZA JMP TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLA	$\begin{array}{c} \mathbf{E} \\ \mathbf{K} \\ \mathbf{4x} \\ \mathbf{CLA} \\ \mathbf{XNXT} \\ \mathbf{DELETE+1} \\ \\ \mathbf{CLL} \\ \mathbf{CHK} \\ \mathbf{N2} \\ \mathbf{CLA} \\ \mathbf{OHE} \\ \mathbf{ST1} \\ \mathbf{POINTR} \\ \mathbf{ST1} \\ \mathbf{POINTR} \\ \mathbf{RAI} \\ \mathbf{POINTR} \\ \mathbf{RAI} \\ \mathbf{POINTR} \\ \mathbf{RAI} \\ \mathbf{POINTR} \\ \mathbf{LOCAD} \\ \mathbf{ST1} \\ \mathbf{POINTR} \\ \mathbf{ST1} \\ \mathbf{ST1} \\ \mathbf{ST1} \\ \mathbf{POINTR} \\ \mathbf{ST1} $
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0461\\ 0462\\ 0463\\ 0464\\ 0465\\ 046\\ 0465\\ 046\\ 0465\\ 046\\ 046\\ 046\\ 046\\ 046\\ 046\\ 046\\ 046$	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5305\\ 5305\\ 5305\\ 5305\\ 1100\\ 7300\\ 1103\\ 1134\\ 7640\\ 1103\\ 1134\\ 7640\\ 1106\\ 3106\\ 1506\\ 7104\\ 9106\\ 1506$	CLOCKY, NORM, *4104 NORMY,	SCAH CLOO MOR SNA JMP JMP CLAD TAD SZAD TAD SZAD TAD CLAD TAD CLAD TAD CLAD TAD CLAD TAD TAD TAD TAD TAD TAD TAD TAD TAD T	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OFE ST1 POINTR RAL POINTR RAL POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR LOCAD ST1 POINTR RAL POINTR LOCAD ST1 POINTR RAL POINTR LOCAD ST1 POINTR RAL POINTR LOCAD ST1 POINTR RAL POINTR LOCAD ST1 POINTR RAL POINTR LOCAD ST1 POINTR RAL POINTR POINTR RAL POINTR RAL POINTR RAL POINTR RAL POINTR RAL POINTR RAL POINTR
0371 0372 0373 0374 0375 0376 0450 0450 0461 0462 0463 0464 0462 0463 0464 0465 0466 0467 0464 0411 0412 0412 0413 0414 0415 0416 0417 0421 0422 0423	$\begin{array}{c} 0371\\ 0425\\ 04400\\ 7656\\ 5305\\ 5365\\ 5365\\ 7300\\ 1103\\ 1134\\ 7640\\ 5220\\ 1126\\ 3103\\ 1506\\ 7166\\ 1506\\ 7166\\ 3117\\ 5224\\ 1506\\ 3117\\ 5224\\ 1506\\ 3117\\ 5224\\ 1506\\ 3117\\ \end{array}$	CLOCKY, NORM, *4104 NORMY,	SCAI CLOU MOR SNA JHP JHP CLA TAD TAD SZA JHP CLA TAD CLA TAD CLA TAD CLA TAD CLA TAD CLA TAD CLA TAD CA TAD CA TAD CA TAD CA TAD CA TAD CA TAD CA TAD CA TAD CA TAD CA TAD DCA TAD CA CA TAD CA TAD CA CA TAD CA	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OME ST1 POINTR I POINTR RAL POINTR LOCAD +5 ST1 POINTR LOCAD LOCAD
0371 0372 0373 0373 0374 0375 0376 04501 04501 0464 04611 0462 0464 0466	$\begin{array}{c} 0371\\ 0425\\ 0490\\ 7656\\ 5395\\ 5365\\ 5365\\ 5365\\ 7309\\ 1103\\ 1134\\ 7646\\ 5229\\ 1126\\ 3106\\ 1596\\ 1596\\ 1596\\ 1596\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ 3117\\ 5265\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 555\\ 555\\ 555\\ 555\\ 555\\ 555\\ 5$	CLOCKY, NORM, NORMX,	SCAI CLOU NOR SNA JHP JHP CLA TAD TAD TAD TAD TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLA TAD DCA TAD CLA TAD DCA TAD CLA TAD DCA TAD CLL	LE DK 4X CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR I POINTR RAL POINTR I POINTR LOCAD I POINTR LOCAD I POINTR LOCAD I POINTR
$\begin{array}{c} 0371\\ 0372\\ 0373\\ 0373\\ 0375\\ 0376\\ 0450\\ 0450\\ 0461\\ 0462\\ 0463\\ 0464\\ 0465\\ 0465\\ 0465\\ 0465\\ 0467\\ 0465\\ 0467\\ 0465\\ 0417\\ 0412\\ 0413\\ 3414\\ 0412\\ 0413\\ 3414\\ 0415\\ 0415\\ 0417\\ 0426\\ 0425\\ 0423\\ 0425\\$	$\begin{array}{c} 0371\\ 0425\\ 0490\\ 7656\\ 5395\\ 5365\\ 5365\\ 5365\\ 7309\\ 1103\\ 1134\\ 7646\\ 5229\\ 1126\\ 3106\\ 1596\\ 1596\\ 1596\\ 1596\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ 3117\\ 5224\\ 1126\\ 3117\\ 5265\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 1596\\ 3117\\ 5655\\ 555\\ 555\\ 555\\ 555\\ 555\\ 555\\ 5$	CLOCKY, NORM, *4104 NORMY,	SCAI CLOU NOR SNA JHP JHP CLA TAD TAD TAD TAD TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLL TAD CLA TAD DCA TAD CLA TAD DCA TAD CLA TAD DCA TAD CLL	LE CLA XNXT DELETE+1 CLL CHK N2 CLA OHE ST1 POINTR I POINTR RAL POINTR LOCAD +5 ST1 POINTR LOCAD I POINTR LOCAD I POINTR LOCAD I POINTR CHAP

A4

÷	9427	401		JMS CRLF
	Ø43Ø	7240		STA
	0431	6546		DBSO
	0432-	7366		CLA CLL
	0433	1194		TAD M60
	0434	3115		DCA CHECK
	0435	1195		TAD START
	0436	3117		DCA LOCAD
	04437	3101	JLOC.	DCA STOPE
	9449	1266		TAD H14
	6441	3103		DCA CHK
	(7/1/42)	1517		TAD I LOCAD
	0443	1191	NBIT,	TAD STORE
	6141414	7110		GLL PAR
	1445	3101		DCA STORE
	0446	7004		PAL.
	9447	6505		DBCO
	6450	7260		CLA
	9451	1265		TAD K4000
	0452	6505		DBC0
	6453	6596		D350
	0454	7240		STA
	0455	6546	÷	DBSO
	0456	7309		CLA CLL
	3457	2103		ISZ CHK
		5243		JIP WBIT
		2117 .	•	ISZ LOCAD
	04 62			ISZ CHECK
	9463			JMP NLOC
	64.64			.IMP I WAITX
	614:65		K4868.	4000
	3466	7764	11145	1 /1
	6467	1217	HAITX,	44IT
	0470	7 656		SMA CLA
	3471	5302		jup .+11.
	0472	1117		TAD LOCAD
	6473	7702		BSW
	1474	3117		DCA LOCAD
	0475	1521		TAD (LOCHO
	047.6	0356		AND K77
	0477	1117		TAD LOCAD
	Ø596	3521		DCA I LOCUO.
	9591	5667		JHP I MAITX
	65132			TAD I LOCMO
	0543			AUD K77.14
	0504			TAD LOCAD
	0505			DCA I LOCHO
	9596	5667		XTIAN I CHL

		FIELD 1	
		*200	~
0200		ΙΝΙΤο	Ø
	1352		TAD BUFMI
ଖଟ୍ଟର୍			DCA 10
02.0.3 02.0.3			TAD BUFM1
0204 0205	3Ø11 1351		DCA-11 TAD BUF
Ø2Ø7 Ø2Ø7	3012 1353		DCA 12 TAD CURSBL
Ø210			DCA I 11
	1354		TAD EOS
Ø215			DCA I 12
0212	-1351		TAD BUF
0213			DPLA
Ø215	1357		TAD EMF
0216			DPGO
0217	0217		CDI+00
0550			JMP I INIT
	ଷଷରାଷ	ENTER,	Ø
Ø222			MOL
Ø223	7501		MOA
9224	1365		TAD MIIP
Ø225	7650		SNA CLA
9226	5311		JMP MOVE
9227			MOA
9230			TAD MRELL
0231	7650		SNA CLA
0232	5307		JMP TONE
0233	7501		MOA
9234	1350		TAD MCR
M235	7650		SWA CLA
0236	5305		JMP EXIT
M237	7591		MOA .
0240			TAD MRIIB
0241			SNA CLA
Ø242			JMD RITS
Ø243			TAD EOS
Ø244			DCA I 12
	1353		TAD CURSEL
0246			DCA I 11
	7501	•	MQA .
.0251	0360 3410		AND K177
92.52			TAD MEFET
	1012	•	TAD 12
02.54			SPA CLA
	5345		JMP EXIT
	6057		6957
	6057		6957
	1364		TAD MBEND
	1012		TAD 12
8262	7650		SNA CLA
1263			JMP MOVE
	5305	•	JMP EXIT
		RUB.	TAD MBUF
	70/41		IAC
Ø2.67			TAD 10

9279	7650		SNA CLA
0271	5395		JMP EXIT
	7.241		CLA CMA
Ø273	1010	14 T	TAD 10
0274	3919		DCA 10
0275	1010		TAD 10
0276	3011		DCA 11
Ø277	1353		TAD CURSBL
0300	3411		DCA I 11
0301	1011		TAD 11
0302	3012		DCA 12
0303	1354		TAD EOS
0304	3412		DCA I 12
0305		EXIT,	CDI+00
0306			JMP I ENTER
0307	6057	TONE,	6057
03.10	5305		JMP EXIT
Ø311	1911	MOVE,	TAD 11
0315	1356		TAD MBUF
Ø313	7650		SNA CLA
0314	5305		JMP EXIT
Ø315			TAD BUFM1
0316	3013		DCA 13
0317	1413	,	TAD I 13
0320	1361		TAD MLF
0321	7640		SZA CLA
Ø322 Ø323	5317		JMP 3
0324	1352 3014		TAD BUFM1
0325	1413	MORE,	DCA 14 TAD I 13
0326	1362	110 1 53	TAD MEOS
0327	7450		SNA
Ø33Ø	5334		JMP EX
	1354		TAD EOS
0332	3414		DCA I 14
0333			JWD MOSE
Ø334		EX,	TAD EOS
0335	3414		DCA I 14
0336	1014		TAD 14
0337	3012		DCA 12
0340	7240		STA
0341	1914		TAD 14
0342	3911		DCA 11
0343	7249.		STA
0344	1011	,	TAD 11
0345			DCA 10
0346			JMP EXIT
	7571	MBELL.	7571
Ø35M	7563	MCRA	7563
0351	9495		400
0352		BUFM1,	
0353			
0354	3000		3000
0355	7401	MRUP,	
Ø356	7400	MRUF	7400
Ø357 Ø360	0010	EMF,	10
	Ø177	K177,	177

0361	7766	MLF,	-12
0362	5000	MF.O.S.	-3000
03.63	6424	MBFDT,	-1354
0364	64111	MBFND,	-1410
0365	7546	MIJD,	-238 .

DPLA=6050 DPG0=6051

A9

		*63		_
		MSE5,		5
	7762	M16,	-16	
0965	9399	XNEXT,	300	
00.66 .	9499	NORMX,	400	
0067	7764	M14,	- 1 4	
0070	7774	M4 2	- 4	
0071	aaaa	ICOD,	Ø	
0372	ØØØØ	MNINT,	(3)	
0373	aaaa		Ø	
0074	aaaa		Ø	
0975	0077		77	
0076		K7700,		x
0070		KBACK,	334	
1 1 (*(9	0004	*156	0.04	
GIEG	1 (3 /1 1		END	
9130	1041		LIVID	·
0271	acia	*371 SCALE		
0371	0510	*510		
0510	1110		TAD	CUAD
Ø511	1110	SCALE,		CHAR
				TYPE
Ø512				PLINT
Ø513				PTR
0514		7		MSE3
0515				POINTR
0516	1064		TAD	M16
9517	3115		DCA	CHK
0520	4437		JMS	I XMSG
Ø521	4465		JMS	I XNEXT
Ø522	4466		JMS	I NORMX
Ø523	1117		TAD	LOCAD
0524	7041		CIA	
Ø525				MNINT .
0526	7331		IAC	
Ø527				NINT
0530	4436	NXT,		I XCLF
0531	1377	13/(1)	TAD	
0532	3126		DCA	
0533	1067			M14
0534	3115		DCA	
0535	4437			1 XMSG
Ø536	1073			NINT
Ø537	4775			1 XDEC
0540				MSE5
M541		`		POINTR
	1113		TAD	
0543	3115		DCA	СНК
\$544	4437			I XMSG
	4465			I XMEXT
9546	4466			I NORMX
	1079		TAD	
	3115		DCA	
9551	1117		TAD	LOCAD
6552	7110	•	CLL	RAR
0553	3117		DCA	LOCAD
0554	1117	MR,	TAD	LOCAD

Ø555	7910		RAP
0556	.3117		DCA LOCAD
	1071		TAD ICOD
	7094		RAL
Ø5 61	3071		DCA ICOD
Ø5.62	2115	•==	ISZ CHK
2			
Ø5 63	5354		JMP MR
0564	1071		TAD ICOD
0565	3474		DCA I PTP
Ø566	3071	,	DCA ICOD
Ø567			ISZ NINT
0570	2074		ISZ PTR
0571	2072		ISZ MNINT
Ø572	5330		JMP NXT
Ø573	5774		JMP I XWAIT
Ø574	Ø217	XHAIT,	WAIT
0575	1000	XDEC,	DECPRT
0576	Ø7ØØ	MSE3,	MES3
0577	0716	MSE4,	MES4
		*700	
0700	0240	MES3,	240
0701	Ø24Ø	110.002	240
0702	0316		316
	0310		317
0703			
0704	9249		240
0705	0317		317
0706	0306	And Stells	306
<u>0707</u>	0240		240
0710	Ø311		311
Ø711	0316		316
0712	Ø324		324
Ø713	0247		247
0714	0383		323 .
0715	0240		240
0716	Ø240	MES4.	240
0717	9311		311
0720	0316		316
Ø721	9324		324
0722	0305		305
0723	9397		307
0724			322
0725	0301		301
6726	0324		324
0727	0317		317
9739	0355	•	322
0731	-0249		34Ø
0732	6240	MUDICE	
		MES5,	240
0733	9240		249
6734	9323		323
Ø735	0303		3/43
9736	0301		301
0737	0314	•	314
0740	0305		.305
19741	Ø249		240
		*1999	
1000	୶୶୶୶	DECPRT,	Ø
1001	3235		DCA VAL

A10

	21	0-11.1011		
	9:	XCFE=3		
	L	C=92MX		
	LII	rocyd=		
	3	$II = \emptyset IW$		
	5	CHK=II		
	901=	BUINIUd		
	L	LADE=S		
	ØI	CHUB=1		
		•=(IMB		
	563	KS633	0560	101701
	- 60	680	00000	1031
	ŵ	en la	6666	1938
	6	"TVN	0000	SEWI
	I -		LLLL	7861
	-15	(Far	9966	1833
	-5	(V)	9LLL	1035
Rut	UAT	• AA	1833	1031
I DECDBL	ahli		10 WYS	1030
I-AV	dWD		2515	1057
CB .	ZSI		2237	1050
ЯA	ZSI		5513	1925
DIG	DCV		3536	1054
LAPE	SWIP		1367	1053
KS 60	UAT		1540	1055
DIC	UAT		1536	1921
	CLA		1500	1050
6-7A	aWP		2510	LIUI
	TZS		ØEITL	9101
DIC	ZSI		8836	SIDI
	TZS		687L	7101
AdT	(IAT	· 99.	1533	1013
JAV	UAT		1532	1015
	CFF		UUIL	1101
JAU	DCA		3532	0101
	aXS		ØITL	LOWI
ЯA	ADU		3513	9001
$\land \land$	UAT		1831	SUDI
СB	DCA		.353J	17001
CA	(IAT		1535	1003
DIG	DCA		3536	1005

LIG=LIVM

Al2

<i>a</i> 1 <i>a</i>	1.5.0.0	*160	
9169	1799	XING,	INTEG
	·	*234	
0234	5777		JMP I 377
		*377	
Ø377	1200		1200
1		*776	
Ø776	1262	FIN	
		*1200	
1200	1332		TAD COMIN
1201	3074		DCA PTR
1202	1110	.*	TAD CHAR
1203		а. 93	TAD MI
12.94			SNA CLA
1205			JMP INP
1206			JMS I QUEST
1207			JMP I WAITX
1210	1116	INP,	TAD CHAR
1210	4027	1107 5	JMS TYPE
1212			
1213			DCA CHECK
1214			TAD MSE6
1215			DCA POINTR
1216	4437		JMS I MESG
1217	4495	* /	JMS I 5
1550	4437		JMS I 7
1221	6333		FPUT U
1222			FEXT
1223			TAD M12
1224	3115	•	DCA CHECK
1225			TAD MSE?
1226	3196		DCA FOINTR
1227			JMS I MESG
1530			JMS I XNEXT
1531	4466		JMS 1 NORMX
1232			TAD LOCAD
1233	7041	•	CIA .
1234			DCA MCOMP
1235	7001		IAC
1236	332.6		DCA NCOMP
1237	4436	DMOR,	JMS I CELF
1249	1327		TAD KC
1241	4027		JMS TYPE
1242	1326		TAD NCOMP
1243	4661		JMS I XDEC
12.44	1330	•	TAD K240
1245	4027		JMS TYPE
1246	4407		JMS 1 7
1247	5333		FGET V
1250	aada		FEXT
	4567		INS I XING
1252			DCA I PTR
1253			ISZ DYD
12.54			ISZ NCOMP
1255		•	ISZ MCOMP
	52.37		JMP DMOR
1257			JMP I .+1

	-		×
1269	0217	WAITX,	WAIT
1261	1000	XDEC,	DECPRT
1262	.7240	FINO	STA
	1326		TAD NCOMP
	7941		CIA
	3115		DCA CHECK
	. 1332		TAD COMIN
1267	3117	3 	DCA LOCAD
1270	3101	NLOC,	DCA STORE
1271	1331		TAD M14
1272	3193		DCA CHK
	1517		TAD I LOCAD
	1101	NBIT,	TAD STORE
	7110		CLL RAR
1276			DCA STORE
	7 (3134)		RAL
1300	7036		RTL.
1301	6505		DBCO
	7299		CLA
	1317		TAD KINNN
	6505		DBCO
	6506		DBSO
1306			STA
1307	6506		DBSD
1310	7344		CLA CLL
1311	2103		ISZ CHK
	5274		JMP NBIT
	2117		ISZ LOCAD
1314			ISZ CHECK
	5270		JMP NLOC
1316	5660		JMP I WAITX
1317		K1009.	1090
1320			MES 6
		MSE7,	MES7
1322	7467	MIS	-311
1323	7772	M6, .	-6
1324		M12,	-12
1325	विवत	MCOMP,	()
1326	ଗ୍ର୍ୟାସ	NCOMP,	Ģ
1327	0303	KC,	303
133%	6240	K240,	240
1331	7764	M14,	- 1 4
1332	1336	COMIN,	END
1333		V,	Ø3
1334	0000	Ø;	
1335	র্মন্দ্র	a	
10000	()()()())	END=.	
		*1455	
1456	0240	MES6,	240
1451	1924B		243
1452	9326		32.6
1453	M277		277
1454	0.240		249
1455	0240		249
1456	0240	MES7,	240
1457	0249		240
1469	03/03		303
			<i>i</i>

A13

	0010		017
1461	Ø317 Ø315		317
1462	0315		315 320
1463	0320 0323		323
	0.323		27.7
	0217		240
1468	Ø24Ø		240
1401	1241		CHM,
		*1700	
1790	ଗଷଷଷ	INTEG,	Ø
	4407		JMS I 7
1702	6351		FPUT TPS
1703	aaaa		FEXT
1704	4495	× .	JMS I 5
1705	4407		JMS I 7
1706	4351		FDIN TPS
1707	3346		FMPY HLF
1710	1346		FADD HLF
1711	3343		FMPY KST
1712	aaaa		FEXT
1713	7200		CLA
1714	1044		TAD 414
1715	7540		SZA SMA
1716	5321		JMP.+3
1717	7200		CLA
172.0	5341	1	JWB DONE+S
1721	1342		TAD M13
	745%		SNA
1723	5337		JMP DONE
1724	7590		SMA
1725	7402		HLT
1726	3044	0.0	DCA 44
1727	7100	GO,	CLL TOD 45
1730	1045 7510		TAD 45
1731	7020		SPA CML
1733	7010		RAR
1734	3045		DCA 45
1735	2044		ISZ 44
1736	5327		JMP GO
1737	1645	DONE,	TAD 45
1743	7904		RAL.
.1741	5799		JMP I INTEG
1742	7765	1413,	-13
17:43	9913	KST.	13
1744	3777		3777
1745	4000	•	403017
1746		HLF.	Я.
1747	2.394		Saaa
1750	aaaa		<i>б</i> ј -
1751	สดดด	TPS,	Ø
1752	MMM		Ø
1753	ଷ୍ୟାଷ୍ୟ		Ø
		PT9=74	
		CHAR=11	
		OUEST=3	5

D

A14

TYPE=27 CHECK=115 POINTR=106 MESG=37 XNEXT=65 NORMX=66 LOCAD=117 CRLF=36 STORE=101 CHK=103 WAIT=217 DBCO=6505 DBSO=6506 DECPRT=1000

.....

		*6	
0006	.7200	7290	,
ν ι νινι τ.		*1296	•
1206	5777	JMD I	1377
17.0707	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	*1377	
1377	1521	1521	
	1.57.1	*1521	
1521	1110	10/21	TAD CHAR
1522	1353		TAD MR
1523	7650		SNA CLA
1524	5327		JMP READ
1525	4300		JMS QUEST
1526	5754		JMP I BWT
1527	1355	READ,	TAD KV
1539	4027		JMS TYPE
1531	4300	· · · ·	JMS QUEST
1532	1357		TAD K240
1533	4027		JMS TYPE
1534	4405		JMS I 5
1535	4497		JMS I 7
1536	6751		FDIIT I VX
1537	5346		FGET ZER
1540	6752		FPILT I DSIMX
1541	aaaa		FEXT
1542	1356		TAD M62
1543	3103		DCA CHK
1544	5745		JMP I .+1
1545	1699		MORE
1546	ØØØØØ	ZER,	0);
1547	0000	Ø;	
1550	agaa	03	
1551	1631	UX,	V
1552	1634	PSIMX,	PSIIM
1553	7456	MR,	-322
1554	0217	BUT,	JAIT
1555	0326	KV,	326
1556	7716	M6?,	- 62
1557	192419	K240,	249
		*1644	
1600	6504	MORE,	DBRI
1691	7150		CLL CMA RAP
1692	3945		DCA 45
1693	7010		RAR
1604	3946		DCA 46
1605	3044	•	DCA 44
1696	-4407		JMS I 7
1697	7000		FNOR
1610	3237		FMPY TW()
1611	3231		FMPY U
1612	2231		FSIIR (
1613	1234		FADD PSIM
1614	62.34		FDILL DCIIN

A17

1615	aaaa		FEXT
1616	2193		ISZ CHK
1617	15200		JMP MORE
1620	4407		JMS I 7
1621	52.34		FGET PSIIM
1622	4242		FDIV K50
1623	adad	а.	FEXT
1624	4406		JMS I 6
1625	4630		IMS I XCRLF
1626	5627		JMP I WAITX
1627	0217	WAITX,	MAIT
1630	1504	XCRLF,	CRLF
1631	agaa	و 17	Ø ;
1632	aaaa	Ø;	
1633	aaaa	0	•
1634	aaaa	PSIIM,	(7) ;
1635	aaaa	03;	
1636	aaaa	Ø	
1637	0002	TWO,	2
1640	2000		2000
1641	UDAD		Ø
1642	9996	K50;	6
1643	3100		3100
1644	adad		Ø
		CHAR=11	3

CHAP=110 OHFST=1500 WAIT=217 CHK=103 DBRI=6504 TYPE=27 CRLF=1504

Automatic Patching Test

	• 2	NO CI	
9929	ଷଷଷଷ	*20 COD15	a
		60112	8
0021		* .	(7) (7)
dd 25	ଗ୍ରୁଜ୍ମ ଜୁନୁଜୁନ		- Qi
0023		CDOG	
Ø924 ·		SRPT,	Ø
0925 0006	7793	M149,	-190
9926	<u> </u>	CODCTJ	3
0027 2027	7774	H45	- 4 <u>1</u>
ØØ3Ø	6666	NODCT,	9
0031		CODST,	CODI
	<u>ଗ୍</u> ଟ୍ର୍ ସ୍	NODPT,	19 1
	1003	K1900,	1 ଓ ସ ଓ
	0000	CLINA	9
	ଔଷୁଖି	TALLY	Ø
9036	ଜଗ୍ମ୍ୟ	CSR.	2)
9937	ଷ୍ୟସ୍ୟ	CODE	9
	ØØØØ	CODPT,	đ
	ମ ମ ଜୁ ମ	TEM	Q
	ØØ17		17
	4900	K4000,	4050
初初44	7772	116,	- 6
0045	ଔଷ୍ଟ୍ର	CHECK,	Ø
网络46	लखनज	POINTC,	9
(3)347	ଡ଼ଡ଼ଡ଼ଡ଼	STORE,	ศ
0050	ଷ୍ୟଧ୍ୟ	CHK.	3
0051	6289	K209,	2213
8952	0395	Es ·	305
ØØ53	0330	X,	330
0954	0355	R,	388
0455	9316	619	316
0056	9304	0	394
Ø957	0311	KI,	311
199.69	61326	D,	320
MM 61	0303	C .	303
09.65	8698	012	(ň
9963	<i>RGRG</i>	ТЕМР,	n -
0064	7761	117,	-17
9965	0403	ERRX.	RRR
19966	7776	M2,	-2
刊967	61940	K24%,	249
9479	9212	K212,	212
ØØ71 ·	0215	K215,	215
9972	7467	XOUT,	CHIMENIC+S
0073	1027	NORIA,	TAD M4
9974	<i>a</i> aaa	TENIINS	(i)
	1644	ARNORH.	TAD 116
	7130		CLL
	7106	NRMX,	CLL RTL
01.00	0.0 ***	*102	
9160 9161		S1717	()
9191			TAD CLIN
	6595		DBC0
0103	1643		του κααια
	6505		DBCO
	7003		40b
Ø196			0880
01 97	7249		STA

15000	att.		1821	9536
Euub	1 v Drit		3034	0532
CFF	UTD	fana.S	5008L	0531
650	₩DG ₹		3039	0533
en les	UAT	• •	1925	0535
10000	5111	CODEAN.	LIEN	0531
CFIN	DOA		7868	0530
K. C. T. M.	UAT		1633	055.1
TOES	SEP		0017	0550
CT'l H	700		17C (c C	0552
G	'alif		2888	055d.
גערירא.	25I		5032	0553
2005	SHP		0011	0555
27172	VOG		3032	0881
1010110	CIAT		1052	0550
CTIM	VOO		12868	1130
NI COM.	CIVL		1333	0510
LGUDA	DCF		39335	SI20
15000	UVL		1891	17126
LOUOR	920		08558	0513
171-i	GVL		1051	6515
10000	VOU		3056	0511
DOIN	UVL		1052	015 I W
Lads	DCV		17608	1030
0001+3	VDG		3953	9.050.6
0001+5	DOV		3355	9592
1+1000	600		3081	05.3.1
COD1 .	VOG		3050	0503
CHTE	SMP		SELV	0505
	STI		9799	0541
บบท	570	JUVIS	130W	015010
		\$*5 G K		
I CBM E	dial		9885	8148
Edil	SHP	A	1181	IV TO
8188	GVJ.		6101	0710
EdyT	SMP		LOIV	1510
KSIS	(IVJ.		ILBI	9810
	6	CELE	6666	9810
I LADE	dMI,		1.2555	7810
	610		1500	EE IM
	571.		97119	0135
1 - 1	'dblf'		6133	1810
	451		17/09	6130
a 1	Ø	(Hahi	66666	1310
1 0HE			1222	0156
CODE	ADC		2031	0152
1.42	IVC		1001	0154
5 VL	CLL		17616	0153
CODE	UAT		1031 .	0155
	\mathbf{G}	OME.	OOOO	0151
aHZ I			2213	0150
CODE	2		10343	LIIØ
	CLL		7012	9110
CODE	UAT		1031	SIIØ
SER	ZSI		2113	7110
	C	SER	6606	0113
TOAS I			6655	0115
	610	5. C.S.	6985L	1110
()SHU		9059	UIID

	-			
911	UAT.		77201	0330
	VOU	moor	LVVE	1351
	900	00 11.	9700	0356
	UVL		1.131	1352
	VOG	•	S1298	035¢
	(171.			
			1301	e1383
	A.10.		ドビビル	0335
. (DBBC		9659	0381
	VIS		1540	0359
	-16	C1000	66006	LIED
	तज़ा,		9989	9160
	A.70		3953	SIEØ
	A00		3655	17 I EØ
	500		3381	0313
1000	VOG		3050	: 3318
CI'r	GLA		551212	UI EQ
. louon	251	(10%d1)	5.935	0180
0000	aldi		5985	1.626
iduoin 1	251	(10 Dall	59135	99680
START+3	cillinf.		2503	SUSU
	dON		66666	1719810
(IDMai)	and'		0185	03333
JUDGL.	251		5030	0305
	aON		WEYL	0301
.70000	V:DG		3050	00000
019114	avi		1052	4577
nbCGD-	CMP		20025	95260
	ZSI		2026	5130
Jays	DCV		3924	7130
dnas			12834	05130
1085			6617	92720
	1MD		2224	0220
. 67	axs		0176	05.20
625	251	*	5036	
				0567
Lads				9920
XEBB			SSEV	99.56
CLA CLL			& ひとし しひ (* 1	05 64
CODE	GAT		1031	05 63
	A10		IMML	05.62
	(iVL		7261	05.61
LEHIN			11208	09.50
LIN	UVA		6769	· 0557
	6HQ		经每次上	9520
	DBB		17659	
MORGOM				753Ø
YALLY			5032	8558
Tagoð			Sada	92520
	SER		1214	1530
REZ	SHP		6117	0520
CLA CLL	VZS		的ヤムレ	C12 VI 7
I CODEL				9246
NAL	GVL	NODCOM	1701	2450,
LEM	900		1708	11120
	AID		1702	8438
Labs	CAT		19241	317.56
LVILL	ADGA	•	3032	0511.
17 iel	UVL		1881	05710
CODDL	ADA		3040	9237

0331 3050	DCA CHK
0332 1446	TAD I POINTC
0333 1047 NBIT,	TAD STURE
0334 7110	CLL RAR
0335 3047	DCA STORE
0336 7004	PAL
, 9337 6595	D3C0
	TAD K290
0341 6595	DBC0
0342 5372	JHD TID
0343 6596	DBSO
0344 7240	STA
0345 6596	DBSO
0346 7390	CLA CLL
0347 2050	ISZ CHK
0359 5333	JHP NBIT
· Ø351 2046	ISZ POINTC
0352 2045	ISZ CHECK
9353 5327	JMP MLOC
0354 5717	JMP I CODCL
Ø355 9030 YERR,	Ø
0356 1073	TAD NORM
0357 3472	DCA I XOUT
0360 1377	TAD NRMX
9361 3764	DCA I YORE
0362 4465	JMS I SRRX
9363 5755	JMP I YERR
2364 0474 XORES	
9365 3834 NCOD,	
- 0366 4100	JMS SPOL
73.67 1.033	TAD K1999
0370 3034	DCA CLIN
6371 5231 3270 2084 870	JMP NEUCOD
0372 7294 TIP,	CLA ·
6373 1051	TAD K240
9374 5343	JHP NBIT+13
*433	
WANA ANGA ERR,	9
0401 1952	TADE
6462 4127	JMS TYPE
9493 1953	TAD X
0404 4127	JHS TYPE
0495 4396	JMS SP
9496 1937	TAD CODE
0497 3952	DCA OP
8416 4265	JUS OUTOUT
9411 4356	JAS SP
8412 1054	TAD
3413 4127	JUS TYPE
6414 1953	TAD X
6415 4127	JAS TYPE
9416 4346	.JNS SP
4417 1174 .	TAD TELLY
1429 3469	• DCA 02
5421 4265	Jais OUTPUT
9422 4346	C2 2NL
9423 1155	(A)) J
0424 4187	1115 177013
1405 1456	(PAD 0

	0426	4127		J145	TYPE	
	0427	4396		JHS	SD	
	0430	1932		TAD	Taulok	
	0431	1964		TAD	(117	
	9432	4316			DECORT	
	0433					
	0434		•	TAD		•
1	Ø435			JMS		
	9436	1060		TAD		
	9437	4127			TYPE	
	3444	4306		JHS		
	Abi (10) (0)	1024			SRPT	
	(1442	7991		IAC	0111-1	
	0443 .				DECPET	
	9444			JES		
	0445		а С	TAD		
		4127			TYPE	
•	0446					
	0447	1956		TAD		
	Ø459	4127		JMS		
	0451	5357			307014	
	9452	3946	347,		POINTC	
	0453			TAD		
	9454	3950			СНК	
	9455	1446			I DUNIC	
	0456	3362	*	DC A		
	19457	53.62			30701+3	
	04.60	2446			POINTC.	
	0461	2050	•		СНК	
	9462			dMD.		
	0463	4135			CRLF	
	0464	5600		JMD	I ERR	
	94.65	荷河河河	OUL OIL'	63		
	0466	73399		CLA	CLL	
	3467	1987		TAD	M4	
	04717	3435		DGA	TALLY	
	9471	3 % 63		DCA	TEHP .	
	9472	1062		TAD	(j !)	
	3473	7792		3511		
	13474	7196		CLL	RTL	
	9475	1063	MOPE.	TAD	TEHD	
	0476	7:104		PAL		
	9/177	3:163		DCA	TEMP	
	Ø590.	7994		RAL.		
	2501	1353		TAD	1264	
	9542	4127		JUS	TYPE	
	0503	2935	,	157	TALLY	
	Ø594	5275		JMO	1005	
	195 195	5665		.11112	I OUT DUT	
	4546	9939	ςÞ,	C1		
	0597	1966		TAD	112	
	0519				CHK	
		1067			12240	
	7512				LADE	
	0513	2450 .		JSZ.		
	9514	5311	. •	JUD		
	051-5	5706			1 50	
	0516	6696	DECPET,			
	9517	3354			VALUE	
	9524	3355			DIGIT	
					· A · · A	

A22

S-Jlicilio	diff		25 64	1950
Thatil	SMP		59817	9950
I-2906	ADC		17288	SOSØ
I + L'ROMEA	ロシエ		91.10 I	17956
S+THUTU0	VOG.		2867	8950
ABIJ0RM	avi		5161	8950
208	dhif		2525	1950
15000	UVL		1801	19 SX
dS	SWP	C10108	94817	6550
	<u>(;</u>	CMISSE?	6686	9552
	E.	· J. I 1) T (I	6600	SSEM
	k.	APLIE	00000	17558
	560	MS EN	03.66	8923
	I -		6666	0225
	-15	CHIGHEL.	9911	1990
	6-	ONLES V?	9111	6996
LENDMIS	TAD	ASPAGA	1381	1756
I DECESL	dMP		9119	9750
V1550M-1	OME		0885	SVSØ
CMLSZB	251		5326	17 17 56
AGROA	ZSI		S331	81750
L19IC	ADG		SSEE	· 012115
Janl	SMP		12112	11750
KS 64	(147	· ·	1323	0750
LIGIC	GAT		SSEI.	6231
	CLA		1503	9236
. Анаоч-3	dHP		2356	9232
	72S	· · · · · · ·	0Ci/L	7850
DIGIT	ZSI		\$322	8839
	725		487L	0235
Sughar P	QAT.	V560n°	ISEI	1830
UALUE	GAT		132V	66590
	CFF.		DOIL	7527
EHIVA	DCA		VSEE	9250
	aXS		10 I 17 L	95250
Pi022A	VDU		3331	. 17250
VZEUGV	CIPT.		13711	0253
8Za.LAD	DCV		3326	88880
CMLRZV	いやよ		1320	0251

PRBS Delay Generation (FOCAL)

```
C-FOCAL,
         5/69
01.05 C TO FIND DELAYS 0-28 TO BE EX-OR'D FROM ONE INPUT 'Z'
01.10 E
01.20 A ?Z?; S N(1)=Z; S J=1; S V=0
Ø1.25 G 6.05
Ø1.30 F I=1, J; S M(2*I-1)=N(I)-28; S M(2*I)=N(I)-25
01.35 5 TA=0
01.40 F I=1,2,2*J;D 3
Ø1.50 F I=1,2*J-1:D 1.6
Ø1.55 G 1.8
01.60 I (M(I)), 1.7; F L=I+1, J*2; D 4
01.70 R
01.80 S K=0; F I=1, J*2; D 5
Ø1.90 I (TA-J)1.95,2.1,1.95
01.95 S J=K;G 1.3
02.10 T IF I=1.JJD 2.2
12.15 T 1:0
02.20 T %3,N(I)," "; S V=V+1; I (V-19)2.4; T !; S V=0; R
02.40 R
03+10 I (M(I))3+15;3+15;I (M(I+1))3+15;3+15;R
3.15 S TA=TA+1
03.20 S M(1)=N((1+1)/2); S M(1+1)=0
04.10 I (M(L)),4.3; I (M(I)-M(L))4.3,4.2,4.3
94.20 S M(I)=0; S M(L)=0
04.30 R
05.10 I (M(I)), 5.2; S K=K+1; S N(K)=M(I)
15.20 R
96.05 S SN=1/2
36.19 S SN=2*SN; I (N(1)-28*SN) 6.2, 6.2, 6.1
06.20 5 SN=SN/2; S M(1)=N(1)-SN*28; S M(2)=N(1)-SN*25
06.30 D 1.35; G 1.35
```

С		PROGRAM TO FIND DELAYS TO BE EX-ORED.
C		ANGIIS. W. BROWN.
,		DIMENSION ST(31), AN(150)
		D0 5 K=1,31
5		$ST(K) = \emptyset \cdot \emptyset$
5		I=1
		READ (1,10) TN
10	· ·	FORMAT (F10.2)
30		SN=0.5
15		SN=2.0*SN
		IF (TN-31.9*SN)20,20,15
20		SN=SN/2.0
	· · · ·	B1=TN-31.0*SN
		B2=TN-27.0*5N
		IF (B1-31.0)35,35,25
25		AN(I)=82
23		
		l = l + l
1 12		1'N=B1
,		GOT0-30 -
35		K=B1
		$ST(K) = ST(K) + 1 \cdot 0$
		IF (B2-31.9)45,45,49
40		TN=B2
		GOTH 30
45		K=82
		$ST(K) = ST(K) + 1 \cdot 0$
		I = I - I
		IF (1)50, 60, 50
50		TN = AN(I)
301		
~		GOTO 30
С		PRINTOUT SECTION.
617		DO 79 $K=1,31$
		L=ST(K)/2.0
		A=ST(K)/2.0
		1F (FLOAT(L)-A) 65,70,65
55		WRITE (1,75) K,
75	•	FORMAT (119)
		J = J + 1
		15(1-4) 70,70,90
90		J=0
		FINI
22		CONTINUE
70		1
		FINI
		STOD .
		END

ADDIE Distribution Curve

		20	
acco	G (8 (1 ()		q · ·
1111	643F		1(93
	5403		149 I 3
2010			230
0193	3314		200
		803	•
842 <i>4</i>	99993	PUINTR,	()
0051	9344	KONST,	а
2900	9439	Τ1,	i'i
age3	7099	11909,	-10000
1924	7750	m3a,	-34
J425	3777	<3777,	3777
4406	6343	HOTST,	A
वस्र हो १	(A, A (3, A	SAC,	·
8939	7753	51	7753
au 3 i =	7470	14310.	-310
9939	1 3 4 4	KIN2A.	1 6 7 3
0333	4900	KAMAA,	4000
6334	1144	K1144.	1144
-9935	1341	161.	1
9336	64.7.9	M1310,	-1310
0437		LOCADS,	
1 334.0	399913		6
0341	61616		1/j
1342	1912.		12
	977 1 777	*2.40	-
1.42 414	73.94	START,	CLA CLL
1201	1024		TAD 1439
92.42	3.541		DCA SOFA
112013	1039	4	TAD SL
92.14	3055		DCA T1
9295	6341		
M2(16		ADATE A M	LON HUT
9267	7442	MMEAN,	
			LAS
9219	7041		
0211			TAD K1144
0212			DCA KONST
	4311	0.04.531	MAS CLLOC
	2027	BEGIN,	ISZ SAC
0215			JMP GO
	5955		ISZ TI
	5214	Self Land	JMP .,-3
NS50	7300		CLA CLL
	1033		TAD KANNA
	6553		DAC\$3
2553			CLA
(1554	6552		DACS2
19225	7472	•	HL.T
3226	5627		.jmp I .+1
9227	2000		5.10.9
4230	3943	G0.,	DCA XDOS
0231	1924		TAD M30
4232	3424		DCA DOINTR
4233	1933		тар Калил
(12:3/1	65/16		DBSO
Ø235	2024		ISZ POINTR

i

9236	5235		.]]PP 1
0237	6545		DRCO
13249	72.99		CLA
9241			DBRI
	7040		GMA
0243	1021		TAD KONST
	3037.		
9244			DCA LOCADR
19245 19246	1937 1923		TAD LOCADR
		• · · · ·	TAD MIGGA
82.47 80 E 8	7710		SPA CLA
	52.62		JMP PLOT
	1937		TAD LOCADR
Ø252			TAD. 11310
	. 7741		SMA CLA
	52.62	TALOL OG	JMD PLOT
9255	1437	INCLOC,	TAD I LOCADR
0256	1035	3	TAD KI
0257	3437		DCA I LOCADR
	2141		ISZ SOFA
	5214		JMP BEGIN
	1931	o],(), ,	TAD 11319
Ø2.63			DCA NOTST
9264	1924		TAD M39
02.65	3941		DCA SOFA
9266	1932		TAD KIAAA
12.67	3637		DCA LOCADA
Ø270 7071	1033	MORE.	ТАП КИЙЙЙ
	6553		DACS3
0272			CLA CLL
9273			TAD I LOCADR
0274	7340		DACS1
9276	1040		CLA CLL
3277	1942		TAD XPUS TAD K12
9399	6552		
	3949		DAGS2. DCA XPOS
	1925		TAD K3777
	6553		DACS3
	7340		CLA CLL
0375			ISZ LOCADR
	2326		ISZ WOTST
0307	5274		JHP HORF
931 G	5214		JMP REGIN
	6963	CLLOC,	14
9312		() BIS(NO,	TAD 11319
9313			DCA NOTST
	1932	•	TAD K1399
0315	3937		DCA 1.0CAD9
0316	1:333		TAD KAMAN
(1317	3437		DCA 1 LOCADR
3328	2037		ISZ LOCADR
	2426		ISZ DOTST
9388			,11424
	5711		JHP I CLEOC

A27

		DACS1=69	551
		DACS2=65	
		DACS3=6	
		DBC0=65	
		DBS0=65	
		DBRI=65	
		*2000	
20110	1932		TAD KINNA
23(41	3232		DCA STAT
2002	1031		TAD 14310
2003	3233		DCA FINISH
2004	3640		DCA XPOS
2005	7300	4(30)	CLA CLL
2016 .	3234		DCA DELAYI
2007	1231		TAD M69
2010	3235		DCA DELAYS
2011	1949		TAD XPOS
2012	1042		TAD K12
2013	6552		DACS2
2014	3949		DCA XPOS
2015	1 632		TAD I STAT
2916	6553		DACS3
2017	2234		1SZ DELAYI
20120	5217		.JMD 1
20121	2235		ISZ DELAYS
5925	5217	Y	.JMD 3
2003	2232		ISZ STAT
20124	2233		ISZ FINISH
2925	5295		JHP AGO
2026	7452		HLT
2027	5633		.imp [.+1
2739	032014		2014
2:431	7724	1603,	- 60
2432	GAMA	STAT,	(1
2033	ଜଣ୍ଡ	FIMISH,	·3
2034	9444	DELAY1,	(7)
2035	9939	DELAY?,	3

Initial Conditions

			*1	
	0991	5402		JMP I 2
	0002	2443		SERV .
	VIVIVIE.	6440	*1570	
	1570	5991	*1579	
	1570	5776		JMP 1 1576
			*1576	
	1576	5500		5500
			*5500	
	5500	1352		TAD IIC
	2201	3974		DCA PTR
	2202	1110		TAD CHAR
	2203	1353		TAD MP
	22.04			SNA CLA
	2205			JMP GO
	2206	4435		JMS I QUEST
		5756		
	•		a 0	JMP I BWT
	2210	1110	G0,	TAD CHAR
		4027		JMS TYPE
	2212	1357		TAD M50
	2513	3103		DCA CHK
	22.14	3474		DCA I PTR
	2215	2074		ISZ PTR
	2216	2103		ISZ CHK
	2217	5214		.IMD3
		1464	5	TAD M16
	2221	3115	•	DCA CHECK.
	5555			TAD I XM3
		3106		DCA POINTR
		4437		JMS I MESG
	2225	4465		JMS I XNEXT
	5559	4466		JMS I NORMX
	555.1	1117		TAD LOCAD
	SS314	71341		CIA
	2231	3355		DCA MNINT
	2232	1369		TAD M6
	2233	3115		DCA CHECK
	22.34	1761		TAD I MM6
	2235	3106		DCA POINTR
	2236	4437		JMS I MESG
	2237	4495		JMS I 5
	2240	4467		JMS 1 7
		63.62		F.DI11. 11
	2242			FEXT
	2243	4436	MOR,	JMS I CRLF
	2244	1113	١.	TAD MIØ
	22.45	3115		DCA CHECK
	2246	1365		TAD MSE9
	2247	3196		DCA POINTS
	22.59	4437		JMS 1 MECG
	2251	4465		JMS I XNEXT
	2252	4466		JMS I NORMAX
	2252	7240		STA
	2254	1117		TAD LOCAD.
	2255	1352	· · ·	TAD IIC
	22.56	3174		DCA PTR
	2257	1367		TAD KS44
•	55.60	4627		MS TYPE
	22.61	1.374		TAD KE

22.62	4027		JMS TYPE
22.63	1367		TAD K240
2264	4027		JMS TYPE
2265	4497		JMS I 7 ·
2266	5362		FGET V
22.67	99965		FEXT
2270	4779		JMS I XING
2271	3474		DCA I PTR
2272	2355		ISZ MNINT
2273	5243		JMP MOR
2274	4436		JMS I CRLF
22.75	7240		STA
2276	6596		DBSO
2277	7200		CLA
2300	1371		TAD K200
2301	6505		DBCO .
2302	7290		CLA
2303	1372		TAD K20
2304	6505		DBCO
2305	7999		NOP;
2306	7000	NOP;	
2307	7000	NOP	
2310	6506	10()	DBSO
2311	7200		CLA
	1352		
2312		3	TAD IIC
2313	3117		DCA LOCAD
2314	1357		TAD M50
2315	3115		DCA CHECK
2316	3101	NLOC,	DCA STORE
2317			TAD MI4
5350			DCA CHK
2321	1517		TAD I LOCAD
S355	1101	NBIT,	TAD STORE
2323	7110		CLL RAP
232.4	3101		DCA STORE
2325	7006		RTL;
2326	7096	RTL	
2327	6505		DBCO
2336	7200		CLA
2331	1066		TAD K400
2332	6595		DBCO
2333	7000		NOP
2334	6596		DESO
2335	1373		TAD K10
2336	6506		DBSO
2337			CLA CLL
2340	2193		ISZ CHK
2340	5322		JMP NBIT
			ISZ LOCAD
2342	2117		
2343	2115		ISZ CHECK
2344	5316		JMP NLOC
2345	1371		TAD K200
2346	6596		DBSO
2347			CLA
2350	5751		. JMP I .+1

A30

2351	2403		CTAIM
2352	2510	IIC,	END
2353	7460	MD,	-320
2354	0576	XM3,	576
2355	agaa	MNINT,	(3)
2356	0217	RWT,	217
2357	7730	M50,	- 50
2360	7772		-6
	1320		1320
2362		W)	9
2363	ୠ୕୕ୠୠୠ		(3)
2364	<u>ଏ</u> ଜାଏ ଏ ଏହା ଏହା		Ø
2365	2456	MSE9,	MES9
			1000
2366	1000	XDEC,	
2367		K240,	249
2379		XING,	1700
2371		K200,	200
2372	9929	K20,	20
2373	ØØ1Ø	K100,	10
2374	0305	KE,	305
		*2400	
2490	1250	CTAIM,	TAD MSE10
2401	3106		DCA POINTR
2402			TAD M22
2403	3115		DCA CHECK
2404	4437	•	JMS I MESG
2495	4465		JMS I XNEXT
2496	4466		JMS I NORMX
2497	1117	•	TAD LOCAD
2410	7196		CLL RTL
2411	1117		TAD LOCAD
2412	7004		RAL
2413	3253		DCA TMP
2414	1253		TAD TMP
2415	7006		RTL
2416	1253		TAD TMP
2417	7004		RAL
2423	7041		CIA
2421	6133		CLAR
2422	72.40		CLA
2423	1255		TAD ENABLE
2424	6132		CLOE
2425	7290		CLA
2426	1254		TAD XWT
2427	39999		DCA Ø
2430			JMP RET
2431	7209	RESET.	CLA
2432			TAD KK20
2433			DBC 0
2434	7000		NOP;
2435	7003	NOD;	
2436	7090	NOP	
	6506	(V() ~	D350
2437			CLA
2441		RET,	ION
		· · ·	•
2442	0490		JWD I 0

/TIMES 144-NO OF HZ @ 18087

AC-BUFFER PRESET REGISTER

4

ISTART CLOCK

2443	6131.	SERV,	CLSK
2444	5400		JWD I 0
2445	.6135		CLSA
2446	7299		CLA
2447	5231		JMP RESET
2450	2466	MSE10,	MES10
2451	0020	KK20,	2.01
2452	7756	M22,	-22
2453	AAAA	TMD,	Ø
2454	0217	XWT,	217
2455	5210	ENABLE,	5210
2456	0323	MES9,	323
2457	0314		314
2460	0317		317
2461	0324		324
2462	9240		240
2463	9316	-	316
2464	0317		317
2465	9249		240
2466	0303	MES10,	303
2467	0317		317
2470	0315		315
2471	9329		320
2472	0325		325.
2473	0324		324
2474	0305		305
2475	0240		240
2476	0324		324
2477	0311		311
2500	0315		315
2501	0305		305
2592	\$277		277
2503			240
	9250		250
2505	0323		323
2596	0251		251
2507			24%
		END=.	1 d ²
		PTR = 74	
		CHAR=11	Ø
		QUEST=3	
		TYPE=27	
•		M16=64	
		CHECK=1	15
		POINTS=	196
		MESG=37	
		XNEXT=6	5.
		NORMX=6	6
		LOCAD=1	17
		CPLF=36	
		M1@=113	
	r	M14 = 67	
		STORE=1	G 1
		K400=66	
		CLAB=61	33
		CL0E=61	32
		CLSA=61	35
		CLSK=61	31
		С НК = 1 03	· · · · · ·
		DBC0=65	05
		DRSO=65	9.6

DRS0=6596

/CLK INTERRUPT? /NO-RETURN WITH INTERRUPT O /YES-CLEAR CLOCK STATUS

• *

PUBLISHED PAPERS

nethod introduces inherent lowpass filtering. Thus the highfequency attenuation provided by the digital filter is inreased relative to that of the analogue filter.

Example of a lowpass filter: The 5th-order lowpass Bessel mansfer function⁶




Fig. 2 Amplitude and group-delay responses for a bandpass liter with an equiripple group delay

Nominal group delay: 8.6508 s Amplitude: 000 analogue 000 $\omega_D = 0.7 \text{ rad /s}$ $\Delta\Delta\Delta \omega_D = 1.0 \text{ rad /s}$ $\nabla\nabla \nabla \omega_D = 1.3 \text{ rad /s}$

Group delay: 000 analogue

povides a maximally flat group-delay characteristic. This we used to obtain a corresponding lowpass discrete-time transfer function. The invariant-sinusoid method was used with $\omega_D = 1$, 2 and 3 rad/s and with a sampling frequency of Prad/s in each case. The amplitude responses and groupday characteristics are shown in Fig. 1.

trample of a bandpass filter: The bandpass transfer function⁷ $I_{BP} = 0.287063s^2$

 $\times [{(s+0.300384)^2+1.10927^2}{(s+0.303271)^2}$

 $+0.875795^{2}$ {(s+0.223361)² + 1.340451²}

 $\times \{(s+0.230216)^2 + 0.640595^2\}^{-1}$

movides an equiripple group-delay characteristic. mariant-sinusoid method was used with $\omega_D = 0.7$, 1.0 and Brad/s and with a sampling frequency of 4 rad/s in each ase. The amplitude responses and group-delay characterisits are shown in Fig. 2.

hgs. 1 and 2 show that the derived digital filters preserve he flat group-delay characteristics of the corresponding malogue filters, as one would expect from eqn. 15. Also, he amplitude response in each digital filter coincides with hat of the corresponding analogue filter at the design frewhere ω_D , as one would expect from eqn. 16. ω_D is not mical, as long as it is chosen within the passband of the filter.

lonclusions: An approximation method has been described there a digital filter can be derived from an analogue filter

that satisfies a set of specifications. The method preserves the phase response of the analogue filter, and, consequently, it is useful for the design of linear-phase or equalised digital filters. The method is less sensitive to frequency folding in comparison with the invariant-impulse method. Furthermore, it can be applied to transfer functions in which the numerator degree is as high as the denominator degree. In the invariant-impulse method, the degree of the denominator must exceed that of the numerator by at least two.

Acknowledgment: The authors are grateful to the National Research Council of Canada for supporting this research under grant no. A-7770.

A. ANTONIOU C. SHEKHER.

17th September 1973

Department of Electrical Engineering Sir George Williams University Montreal 107, Que., Canada

References

1 GOLD, B., and RADER, C. M.: 'Digital processing of signals' (McGraw-Hill, 1969)

- Hill, 1969)
 WHITE, S. A.: 'Design and implementation of recursive digital filters'. Autonetics Report X9-359/501, 1969
 HAYKIN, S. S., and CARNEGIE, R.: 'New method of synthetising linear digital filters based on convolution integral', *Proc. IEE*, 1970, 117, (6), pp. 1063-1072
 WHITE, S. A.: 'New method of synthetising linear digital filters based on convolution integral', *ibid.*, 1971, 118, (2), p. 348
 PAPOULIS, A.: 'The Fourier integral and its applications' (McGraw-Hill, 1962), o. 49

- on convolution integral, *inita.*, 1971, 116, 127, p. 516
 5 PAPOULIS, A.: 'The Fourier integral and its applications' (McGraw-Hill, 1962), p. 49
 6 WEINBERG, L.: 'Network analysis and synthesis' (McGraw-Hill, 1962), p. 499
 7 BLINCHINOFF, H., and SAVETMAN, M.: 'Least squares approximation to wide-band constant delay', *IEEE Trans.*, 1972, CT-19, pp. 387-389

ADAPTIVE LOGIC CIRCUITS FOR DIGITAL STOCHASTIC COMPUTERS

Indexing terms: Computer interfaces, Logic design, Logic elements

A theoretical and experimental investigation of adaptive logic elements suitable for use as an output interface for digital stochastic computers is presented. An adaptive digital element using a binary rate multiplier is demonstrated to provide a significant improvement in accuracy without reduction in bandwidth characteristics.

The basic idea of stochastic computation was originated independently, and almost simultaneously, in the UK and

ELECTRONICS LETTERS 18th October 1973 Vol. 9 No. 21

the USA.¹⁻³ Digital stochastic computers use probability as an analogue quantity—the probability of switching a digital circuit. It has been demonstrated that randomly switched digital logic circuits with statistically independent inputs may be used to simulate the conventional analogue operations of summation, multiplication, inversion and integration.

The output of a digital stochastic computer will generally be in the form of a nonstationary Bernoulli sequence. Such a sequence can be considered in probabilistic terms as a deterministic signal with superimposed noise. The output interface of the system must be able to reject the noise component and provide a measure of the mean value of the




Fig. 1A Noise ADDIE




Fig. 1B B.R.M. ADDIE

deterministic input output to digital computer

Fig. 1c Experimental system for measurement of distribution curves

observed sequence's generating probability. The interface must also be amenable to reasonably simple synthesis with digital logic circuits. If it is assumed that the variations of the original deterministic signal are low compared with the superimposed noise, the signai may be extracted from the noise by conventional lowpass filtering. Of the digital methods available for lowpass filtering, the technique of interest for our investigation is that of exponential smoothing.⁴⁻⁶

The digital synthesis in logic form of exponential smoothing is shown in Fig. 1A. This circuit gives an output that is a measure of the generating probability of the stochastic input sequence. The circuit is sometimes called an ADDIE, which is an acronym for adaptive digital element. It is best referred to as a noise-ADDIE structure, since it uses a feedback signal consisting of a Bernoulli sequence. If, alternatively, a deterministic feedback signal is used, the ADDIE will still form an estimate of the input sequence's generating probability. The implicit assumption in stochastic computation of statistical independence between signals is still applicable even if one of the signals is deterministic. The deterministic-feedback signal may be conveniently generated using a binary rate multiplier (b.r.m.) in the feedback loop, as shown in Fig. 1B. To differentiate this structure from the noise ADDIE, we shall refer to it as a b.r.m. ADDIE. The output frequency f_b of the b.r.m. is determined by the current state of the up-down counter and the clock frequency f_c . The generating probability of the feedback sequence is f_b/f_c . Owing to the lack of random

ELECTRONICS LETTERS 18th October 1973 Vol. 9 No. 21

fluctuations in the feedback sequence, the distribution function of the ADDIE states will be modified. In fact, as will be shown subsequently, the standard deviation is decreased compared with the noise ADDIE, and this provides improved accuracy without reducing the bandwidth of the interface.

The operation of the b.r.m. ADDIE can be classed as a non-Markovian process, and hence theoretical analysis is extremely difficult. However, it can be shown that a reduction in the standard deviation is to be expected, and an expression that describes the extent of the reduction is developed below.

If the noise ADDIE is in a steady-state condition, the variance of the distribution function is dependent on the variance of the count-up/count-down signals to the up-down counter. If the probability of an input pulse is p, the probability of a feedback pulse is (1-p), owing to the invertor in the feedback loop. The standard deviation of the count-up sequence, σ_n , for the noise ADDIE is thus

$$\sigma_n = [Np(1-p)\{1-p(1-p)\}]^{\frac{1}{2}} \quad . \quad . \quad . \quad (1)$$

Similarly, for the b.r.m. ADDIE, the standard deviation of the count-up sequence, σ_b , is given by


Eqn. 1 represents the standard deviation of a sequence with probability p(1-p) computed over N clock intervals. Eqn. 2 represents the standard deviation of a sequence with probability p computed over a sample size of (1-p) N clock intervals. The reduction in standard deviation, as expressed by a reduction factor R_u , is obtained directly from eqns. 1 and 2 as


$$R_u = \frac{\sigma_n}{\sigma_b} = 1 + \frac{p^2}{1-p} \qquad (3)$$

Thus R_u is maximum when p = 1 and decreases to unity as $p \rightarrow 0$. Similarly, for the count-down line, the reduction ratio R_d may be calculated as

This reduction ratio has a maximum at p = 0 and decreases to 1 as $p \rightarrow 1$. The resultant effect of both reduction ratios has been investigated experimentally for a range of input probabilities.

The basic experimental arrangement is shown in Fig. 1c. A deterministic 12-bit digital signal is compared in parallel form with a 12-bit sequence of random pulses obtained from a p.r.b.s. generator connected so as to generate a maximum-length sequence (*m* sequence). The resultant serial output from the comparator is a probabilistic representation of the original deterministic signal. This serial stochastic sequence is then fed to the input of an ADDIE that provides an estimate of the generating probability of the stochastic sequence. Typical state-distribution curves for the noise and b.r.m. ADDIE structures, for a given input probability, are shown in Fig. 2A. These distribution curves were plotted by connecting the output of the ADDIE to a digital computer.* Similar







istribution curves were obtained for a range of input probabilities.

The distribution curves for the noise ADDIE approximate nell to the expected binomial distribution. As predicted for

been demonstrated to provide an improvement in accuracy without reducing the bandwidth characteristics. From an economic viewpoint, the b.r.m. ADDIE is marginally cheaper than the noise ADDIE, using currently available digital inte-





the b.r.m. ADDIE, for a given input probability, a decrease invariance occurs. The effect is most pronounced with input probabilities in the region of 0.5. It may be observed that the distribution curves for the b.r.m. ADDIE are asymmetrical, and a sharp discontinuity occurs at the mean value. This discontinuity is a characteristic of the b.r.m. It is due loa change in phase of the sequence when the b.r.m. changes from 'one-all-zero' state to a 'zero-all-one' state. The discontinuity occurs at probabilities of $1 - 1/2^n$ and $1/2^n$, where is an integer. For intermediate values of probability the distribution curves are symmetrical.

The responses of both types of ADDIE to a range of step inputs are shown in Fig. 2B. These curves were obtained in real time using a 12-bit digital-analogue convertor and a graph plotter. It may be observed that the response of the br.m. ADDIE is almost identical to that of the noise ADDIE.

An experimental and theoretical investigation has been performed of two types of adaptive digital elements suitable for use as an output interface for a digital stochastic com-Mer. Compared with the noise ADDIE, the b.r.m. ADDIE has

POLE SENSITIVITY OF A DIGITAL FILTER WITH MULTISHIFT SEQUENCES IN EACH SAMPLING INTERVAL

Indexing terms: Digital filters, Poles and zeros, Sensitivity

The pole sensitivity of a digital filter with multishift sequences in each sampling interval is investigated. A criterion is estab-lished to compare the pole sensitivity of a multirate filter with that of a single-rate filter, and the area for less-sensitive poles is plotted.

Fjällbrant¹ has proposed a digital filter with shift registers such that the shifting is continued N times during each pulserepetition interval, while the filter multiplication coefficients are also allowed to take on different values for the different shift sequences. If a 2nd-order digital filter, realised by the direct configuration (Fig. 1A), has N shift sequences during each sampling interval, while its coefficients are allowed to take on different values every T/N seconds, so that α_{ij} and β_{ij} are the coefficients at nT, α_{2j} and β_{2j} are the coefficients at (n+1/N)T; and α_{ij} and β_{ij} are the coefficients at (i+(i-1)/N) T, then its state equation is given by²

$$\begin{bmatrix} x_1(n+1) \\ x_2(n+1) \end{bmatrix} = A_N A_{N-1} \dots A_2 \left\{ A_1 \begin{bmatrix} x_1(n) \\ x_2(n) \end{bmatrix} + Bu(n) \right\}$$
(1)

grated circuits. The b.r.m. ADDIE is to be used as the standard output interface in a digital stochastic computer DISCO presently under construction.

19th September 1973

A. J. MILLER A, W. BROWN P. MARS

School of Electronic & Electrical Engineering Robert Gordon's Institute of Technology Aberdeen AB9 IFR, Scotland

References

- 1 GAINES, B. R.: 'Stochastic computing', AFIPS SJCC, 1967, 30, pp. 149-156

- 149-156
 POPPELBAUM, W. J., AFUSO, C., and ESCH, J. W.: 'Stochastic computing elements and systems', AFIPS FJCC, 1967, 31, pp. 635-644
 RIBEIRO, S. J.: 'Random pulse machines', IEEE Trans., 1967, EC-16, pp. 261-276
 BROWN, R. G., and MFYER, R. F.: 'The fundamental theorem of exponential smoothing', Proceedings of 10th national meeting of ORSA, San Francisco, USA, 1956
 BROWN, R. G.: 'Smoothing, forecasting and prediction of discrete time series' (Prentice-Hali, 1962)
 ANDREAF, J. H.: 'Learning machines—a unified view' in 'Encyclopaedia ef information, linguistics and control' (Pergamon Press, 1963)
- 1968)

where

$$A_{i} = \begin{bmatrix} 0 & 1 \\ -\beta_{i2} & -\beta_{i1} \end{bmatrix} \qquad B = \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$
$$u(n) = \text{ input at } i = nT$$

and $x_1(n)$ and $x_2(n)$ are the state variables, shown in Fig. 1A, at ! = nT. The poles of the filter are simply the eigenvalues of $A_{\rm s}$, i.e. the roots of the characteristic equation

det
$$(zI - A_m) = 0$$
 (2)
where


If such a multirate filter is used to realise a fixed 2nd-order single-shift-sequence filter whose state matrix is A_s, where

the eigenvalues of A_s and A_m are identical, i.e.

Let Λ and Λ^* be the eigenvalues of A_s , and, if only complex ELECTRONICS LETTERS 18th October 1973 Vol. 9 No. 21

on certain nodes during the procedure. If the discharging circuit is nonlinear, which is so in b.b. circuits, this remains unequalised. One must prove that such effects do not occur during the bucket-brigade discharging procedure. The circuit of Fig. 2 is a model of the discharging process in the b.b. circuit. Ideal diodes are connected to each node of the capacitance array. All the anodes are connected to a common husbar, the voltage of which decreases from a positive value lozero. Two statements are valid for this discharging process:

- (i) While $U_k < U$, the kth diode is in a nonconducting state. No discharging is possible, and overdischarging cannot occur.
- (ii) When $U_k = U$ is reached, the decrease of U will be closely followed by U_k . A slower change in U_k is not possible, owing to the conducting state of the kth diode. A faster change is also impossible, because the voltagetransfer ratio of a capacitive network cannot exceed 1.



Model for discharging process of bucket-brigade arrays Fig. 2

These two statements prove that the discharge process demonstrated in Fig. 2 forces each array node voltage to decrease just to zero; thus overdischarging cannot occur.

Based on the foregoing, the following conclusion can be reached: the bucket-brigade circuits can be built with an arbitrary capacitive *m*-pole instead of the simple capacitance array. For open outputs, the charge extracted from an array node is equal to the charge previously filled into the same node and is independent of the charging of the other nodes. Thus the line is nondispersive. The application of the condition $Q_o = 0$ (open outputs) in eqn. 2 yields

$$\Delta U_o = -(C_{oo} - C_{oa\ aa}C^{-1}C_{ao})^{-1}C_{oa}C_{aa}^{-1}Q_a = WQ_a \quad (6)$$

This equation provides the basis for the investigation of the capacitive coupling network. The matrix W contains all the weighting factors that are valid from the array nodes to the output nodes. From the aspect of the design, one should first choose some kind of topology for the capacitive network, and then use the individual capacitance matrix of the same. For example, for the application of the network of Fig. 1a, the capacitance matrix is

$$\begin{bmatrix} C_{a_1} + C_{w_1} & 0 & \dots & 0 & -C_{w_1} \\ 0 & C_{a_2} + C_{w_2} & \dots & 0 & -C_{w_2} \\ \vdots & \vdots & & \vdots & \\ 0 & 0 & \dots & C_{a_n} + C_{w_n} & -C_{w_n} \\ \hline \hline -C_{w_1} & -C_{w_2} & -C_{w_n} & C_s + \sum C_w \end{bmatrix}$$
(7)

If the value of each capacitance C_a is chosen to be $C_a + C_w = \text{constant}$, a very simple design formula can be derived from eqn. 6:

$$U_{o} = \frac{\sum_{i=1}^{n} C_{wi} Q_{i}}{(C_{a} + C_{w})(C_{s} + \sum C_{w}) - \sum C_{w}^{2}} \quad . \quad . \quad . \quad (8)$$

i.e. the realised weighting factors are proportional to the capacitances Cw.

ELECTRONICS LETTERS 3rd October 1974 Vol. 10 No. 20

Similarly for other networks, only positive weighting factors can be realised by the capacitive-coupling network. It creates no problem because of the possibility of multiple outputs. Two outputs must be created: the first to be in accordance with the positive weighting factors, the second one with the negative weighting factors. The signals of the two outputs will be fed into a differential amplifier. When the capacitive network is equipped with a number of (more than two) output nodes, one single network will be able to produce a number of differently filtered output signals.

Acknowledgments: The author wishes to thank Prof. I. P. Valkó and K. Tarnay for their helpful suggestions.

V. SZÉKELY

3rd September 1974

Technical University of Budapest 1521 Budapest, Hungary

References

P

- SANGSTER, F. L. J.: 'The bucket-brigade delay line: a shift register for analogue signals', *Philips Tech. Rev.*, 1970, 31, pp. 97-110
 BUSS, D. D., BAILEY, W. H., and COLLINS, D. R.: 'Matched filtering using tapped bucket-brigade delay lines', *Electron. Lett.*, 1972, 8, pp. 106-107
- SZABÓ, Z., and SZÉKELY, V.: 'Analóg léptetöregiszterek és vastagréteg megvalósitásuk', *Hiradástechnika*, 25, pp. 167–175

MOVING-AVERAGE OUTPUT INTERFACE FOR DIGITAL STOCHASTIC COMPUTERS*

Indexing term: Computer interfaces

A new logic circuit suitable for use as an output interface for digital stochastic computers is presented. The logic element is based on the theory of moving averages, and is demonstrated provide a significant improvement in transient-response characteristics, without loss in accuracy.

A previous letter was concerned with the problem of adaptive logic circuits suitable for use as an output interface in digital stochastic computers.¹ The machine variable of a stochastic computer is the probability of an ON logic level occurring at any given clock interval. The logic circuitry required to measure this probability and convert it to a more convenient binary number form must be capable of counting all the observed on logic levels and performing some type of averaging operation. The general equation that describes all averaging techniques can be written in the form

$$P_N = a_1 A_N + a_2 A_{N-1} + a_3 A_{N-2} + \dots + a_i A_{N-i+1} + a_N A_1 \quad (1)$$

where P_N is the average calculated over N sample points. The coefficients a_i are referred to as weights, and the values of A_i in the binary case are 1 or 0. For the estimate to be unbiased,

If the sample length N is extended to infinity, eqn. 2 may be satisfied by making the coefficients a_1, a_2, a_3, \dots a geometric sequence. The average given by eqn. 1 may then be written as

$$A_{N} = (1 - \alpha)A_{N} + \alpha(1 - \alpha)A_{N-1} + \alpha^{2}(1 - \alpha)A_{N-2} + \dots + \alpha^{n}(1 - \alpha)A_{N-n} = (1 - \alpha)A_{N} + \alpha P_{N-1}$$
(3)


This method of averaging is known as exponential averaging or exponential smoothing. It provides the theoretical basis of the noise ADDIE reported previously.1 Alternatively, if the

^{*} The authors wish to thank one of the referees for indicating that the use of a moving-average circuit has been previously mentioned in private correspondence by G. V. Pallottino of the Laboratorio Di Ricerca E Tecnologia Per Lo Studio Del Plasma Nello Spazio, Rome. This correspondence was, of course, unknown to the authors to the authors

mple length N is finite, eqn. 2 may be satisfied by making the weights equal to 1/N. Under this condition, eqn. 1 trees to

$$P_N = \frac{1}{N} \sum_{i=1}^{N-1} A_i + A_N = P_{N-1} + \frac{A_N - A_0}{N} \quad . \tag{4}$$

estimate P_N is now referred to as a short-time or moving age. An apparent disadvantage of the moving-average dod, compared with exponential smoothing, is the mirement, at any time, to store all logic input levels erved in the previous N clock intervals. However, since the first and last levels are used in the calculation at any time, a conventional serial-in/serial-out shift register of th N may be used for a memory.




1 Moving-average system

In logic circuit for generating a moving average is shown Fig. 1. The shift register is 4096 bits long and is simply structed from standard m.o.s. integrated circuits. The atter must have the same capacity as the shift register, to the mean unbiased reading by inherent division of the of N. In operation, with an input Bernoulli sequence of a billity p = 0.5, the standard deviation σ of the output is

$$\sigma = \sqrt{\frac{pq}{N}} = \frac{1}{2} \sqrt{\frac{1}{4096}} = 0.008$$

at astandard deviation of approximately 1% of full scale.

he response of the moving-average circuit to a step input hown in Fig. 2. Also shown are the responses of a noise Mand a b.r.m. ADDIE of the same accuracy. The improveobtained in transient-response characteristics will be ufcant in improving the overall frequency-response atteristics of stochastic computing systems. It should wed that the moving-average circuit, unlike the expoial smoother, is an open-loop device. To avoid the unulation of errors, it is necessary to set the circuit to the state before each reading. Apart from stochastic comtion, the moving-average circuit has been applied mmentally to deterministic pulse-rate measurements. If a stationary Bernoulli sequence is considered as a deteralic signal with superimposed noise, it is apparent that moving-average circuit may be used for frequency-toher conversion. In such applications, it is necessary to



provide additional circuitry to synchronise the input with the shift pulses of the shift register. As with the stochastic case, the clock frequency controls the sample length, but the sample must now be thought of in terms of a time period rather than a fixed number of clock intervals. The reading of the counter will depend on the clock frequency as well as the length of the register. The maximum frequency that may be measured is the clock frequency, and the minimum reading is directly dependent on the length of the shift register.

Acknowledgment: The authors wish to gratefully acknowledge the support of a UK Science Research Council research grant.

A. J. MILLER A. W. BROWN P. MARS 4th September 1974

School of Electronic & Electrical Engineering Robert Gordon's Institute of Technology Aberdeen AB9 1FR, Scotland

Reference

1 MILLER, A. J., BROWN, A. W., and MARS, P.: 'Adaptive logic circuits for digital stochastic computers', *Electron. Lett.*, 1973, 9, pp. 500-502

MONOLITHIC POLYCRYSTALLINE-SILICON PRESSURE TRANSDUCER

Indexing terms: Monolithic integrated circuits, Pressure transducers

A monolithic pressure transducer using polycrystalline silicon for both the diaphragm material and an integral piezoresistor has been fabricated. The device can be made with good repeatability and with easily varied diaphragm thickness. Electrical-output linearity is very good over a pressure range of 0–11 cm Hg for a $2 \cdot 4 \,\mu$ m diaphragm having an area of 0.00136 cm².

Introduction: A new form of integrated silicon pressure transducer has been fabricated using a thin polycrystalline diaphragm supported by a relatively thick silicon rim. A single piezoresistor is made by ion implantation directly in the polycrystalline silicon. The polycrystalline pressure transducer can be made with fewer processing steps and greater reproducibly than single-crystal monolithic pressure transducers.




Fig. 1 Polycrystalline-silicon pressure transducer ELECTRONICS LETTERS 3rd October 1974 Vol. 10 No. Acknowledgment: The authors wish to express their gratitude to Prof. A. K. Kamal for advice and encouragement.

R. PARTHASARATHY 22nd May 1975 H. SINGH

Department of Electronics & Communication Engineering University of Roorkee Roorkee, India

References

- LAL, M., and SINGH, H.: 'On minimal realization from symmetric transfer function matrix', Proc. Inst. Elec. Electron. Eng., 1972, 60,(1), pp. 139-140
- 2 PUR I, S., and TAKEDA, H.: 'Minimal realization of a symmetric transfer function matrix using moments', *IEEE Trans.*, 1973, AC-18, pp. 305-306
- pp. 305–306
 youLa, D., and TISSI, P.: 'n-port synthesis via reactance extraction.
 pt. 1'. IEEE International Convention Record 1966, 14, pp. 183–208
 KUH, E. S., LAYTON, D. M., and TOW, J.: 'Network analysis and synthesis via state variables' in 'Network and switching theory' (Academic Decomposition)
- via state variables *in* "Network and switching theory (Academic Press, 1968), p. 154 5 Ho, B. L., and KALMAN, R. E.: "Effective construction of linear state-variable models from input/output data". Proceedings of the third Allerton conference on circuit and system theory, 1965, pp. 449-459 6 shamash: "Minimal realization of a differential system". Proceedings cliniterarticized conference on cytemes and control 1073
- of international conference on systems and control, 1973 7 DE RUSSO, P. M., ROY, R. J., and CLOSE, C. M.: State variables for engineers' (Wiley, 1967), chap. 4, pp. 252–253

OPTIMUM CRITERIA FOR OUTPUT INTERFACES IN DIGITAL STOCHASTIC COMPUTERS

Indexing terms: Computer interfaces, Logic design, Logic devices

Optimum criteria are discussed for the evaluation of output interface systems in digital stochastic computers. In particular, the ideal probability sensing device is described, as well as a practical realisation of a variable-accuracy averager.

The moving-average output interface1 is a device for continually estimating the average rate of a random pulse train. This average is computed over a time interval dictated by the circuits' counter length and master-clock frequency. When the input pulse sequence is synchronous with the clock, the moving-average circuit forms a measure of the input sequence's generating probability. Thus the circuit may be used as an output interface for a stochastic computing system.

The properties governing the efficiency of output interfaces are similar to those of conventional statistical estimation, and may be summarised as follows:

Steady-state characteristics:

(a) Minimum bias error. Ideally, the output interface should provide an unbiased estimate with the expected value of the output equal to the mean of the measured variable.

(b) Minimum variance. The variance of the output should be commensurate with the length of the sample taken.

Step-response characteristics:

(c) Minimum response time to minimum bias error. Obviously, the time taken to reach an unbiased estimate should be as short as possible.

(d) Minimum response time to minimum variance. The response time should equal the theoretical minimum time required to compute an estimate with the desired variance.

Nonstationary input characteristics: For nonstationary inputs, variants on all the previous properties will exist, depending on the nature of the nonstationarity. One important characteristic is the following:

(e) Ability to track nonstationary inputs. Ideally, the output interface should be able to continually track a changing

input value without the necessity of resetting the circuit after each reading.

The ideal output interface for a stochastic system is one such that the normalised variance decreases with time and all readings form unbiased estimates of the input probability. Thus the most significant bit of the binary-number estimate would stabilise first, followed by progressive stabilisation of. further bits as the normalised variance decreases. An arithmetic operation such as this requires continual division and is beyond the bounds of a simple digital realisation.

The moving-average output interface provides the minimum variance possible after N clock periods and maintains this minimum. However, for the first N-1 clock periods, before the sample space is filled, the probability estimates are unusable. Clearly the circuit satisfies (a), (b), (d) and (e) of the above criteria.

An output interface recently described by Pratapa Reddy² reduces the time taken to achieve an unbiased estimate, i.e. improves property (c) and also satisfies property (d) by providing a variance proportional to the number of clock pulses counted. However, the claim that the variance asso-




Fig. 1




Fig. 2

ciated with counting N trials of a Bernoulli sequence can be achieved after only N/2 clock periods is misleading. The circuit forms an N bit average of the first and last N/2 trials of the input sequence. Since the first count is never lost, the circuit is unable to track nonstationary inputs and thus cannot be classified as a moving average. To avoid confusion, it should be noted that the circuit diagram² contains a slight error. The two outputs of the shift register, of which one is inverted, should be interchanged for correct operation.

Recently, attempts have been made to design an output interface with a variable sample length. One such circuit is shown in Fig. 1. The device uses the basic circuit idea proposed by Pratapa Reddy for halving the response time. The main counter is initially set to a state corresponding to an input probability of 0.5. After N/2 clock intervals, the main counter reaches an unbiased estimate with variance of the order of 2/N. At this time, the feedback signal is connected to the input of the integrator, changing the circuit into a standard

ELECTRONICS LETTERS 24th July 1975 Vol. 11 No. 15

ADDIE with deterministic feedback.³ The accuracy of the estimate then steadily improves, finally giving a distribution function of variance proportional to 1/2N. It should be noted that the ramp response of the circuit provides the ADDIE with an initial condition, which is itself an acceptable probability estimate. Subsequently, the ADDIE operates on additional data, using its extended memory capacity to decrease the normalised variance.

A more complex output interface structure is shown in Fig. 2. This circuit switches to an N-stage shift register after N clock periods and provides a true moving average. The improvement in the response time to minimum bias error is achieved solely at the cost of additional circuitry.

A. J. MILLER

19th June 1975

GEC Hirst Research Centre East Lane, Wembley, England

A. W. BROWN P. MARS

School of Electronic & Electrical Engineering Robert Gordon's Institute of Technology Schoolhill, Aberdeen AB9 1FR, Scotland

References

- 1 MILLER, A. J., BROWN, A. W., and MARS, P.: 'Moving-average output interface for digital stochastic computers', *Electron. Lett.*, 1974, 10,
- pp. 419–420
 PRATAPA REDDY, V. C. V.: 'Moving-average output interface for digital stochastic computers', *ibid.*, 1975, 11, pp. 166–167
 MILLER, A. J., BROWN, A. W., and MARS, P.: 'Adaptive logic circuits for digital stochastic computers', *ibid.*, 1973, 9, pp. 500–502

EXTREMELY HIGH PACKAGING DENSITIES BY OPERATING INTEGRATED **CIRCUITS WITH R.F. POWER**

Indexing terms: Integrated circuits, Packaging

A binary circuit configuration in which the transistors operate with r.f. power is described. This mode of operation allows the use of very simple circuitry. I.C. configurations in which this principle is exploited to maximum advantage are proposed.

The principle is illustrated with the aid of a circuit configuration implemented with discrete devices (Fig. 1). A sinewave or square-wave r.f. supply voltage of 5 V relative to ground is applied to terminal S. The frequency may be, for example, 15 MHz. The r.f. current flows through the capacitors C_1 , C_2 to the transistors. Since the voltage at the transistors is always far below the supply voltage, the capacitors are r.f. current generators with respect to the transistors. The transistors T1, T2 form a logical unit cell. When at least one of the two transistors is turned on by a positive drive signal applied to terminals I_1 , I_2 , the r.f. current flowing through capacitor C_1 is shorted. Since no current is able to flow into the emitter junction of transistor T_3 , the latter is turned off. If, however, terminals I_1 , I_2 are connected to ground potential, i.e. if transistors T_1 , T_2 are off, the positive halfwave of the r.f. current will flow through the emitter






Fig. 1 Circuit configuration with discrete devices operated with r.f. power

ELECTRONICS LETTERS 24th July 1975 Vol. 11 No. 15

junction of transistor T₃, which is thereby turned on to short the r.f. current flowing through the capacitor C_2 . It is practical to operate the collector of the output coupling stage T₅ with direct voltage, e.g. 5 V. When the transistor T_3 is driven, there is constant operating voltage at the output O. If, however, the transistor T_3 remains turned off, the output voltage will fluctuate between ground potential and the operating voltage U at the rate of the r.f. voltage. Both this r.f. output signal and the mean d.c. value filtered from it can be used to drive further circuits. The transistor T_4 is added to indicate how the configuration can be expanded into a logic network of any required complexity.

It is of decisive interest that capacitors C_1 , C_2 need not also be integrated. Instead, either the isolation capacitance may be used or the entire surface of the semiconductor device can be covered with an isolation layer on which is deposited a metal film that is connected to the r.f. generator.








Fig. 3 Transistor forms at points where metal leads M cross over the n-doped leads

For the optimum use of the principle described in i.c.s, novel transistor structures as outlined below are proposed. An important feature of these structures is that no isolation diffusion is required. L in Fig. 2 denotes the metal film connected to the r.f. generator and D the isolation layer. The p^+ -type region acts as the emitter, the *n*-type region as the base and the metal film M as the collector (Schottky contact in reverse-biased direction) and, at the same time, as a connection to the base of the next transistor. To ensure a base contact without any barrier-layer effect, the n^+ -type region is inserted on one side of the base. The I region $(> 10^2 \text{ cm})$ isolates the metal film M. No isolation diffusion or oxide isolation is necessary, because the maximum voltage to be isolated is 0.6 V, a large fraction of which is taken up by the potential barrier. The residual isolation current is negligible. It should be noted that the configuration shown in Fig. 2 represents a p-n-p transistor.

Fig. 3 shows how the transistor structure of Fig. 2 can be further simplified. The upper n-doped leads do not terminate at the base, but a transistor is formed at the point where a metal lead M crosses over an n-type lead. The n^+ -type terminal is the base connection. If desired, several collector leads can cross over one base lead. The transistor structure in Fig. 3 allows large geometric tolerances, because the various regions are not interdigitated as in conventional transistors. This opens the way to very small transistor structures and, consequently, high packaging densities.

Only the positive halfwave of the r.f. voltage can pass the base of the transistors. To prevent the configuration from

INT. J. ELECTRONICS, 1974, VOL. 37, NO. 5, 637-655

A study of an output interface for a digital stochastic computer

A. J. MILLER[†], A. W. BROWN[†] and P. MARS[†]

A theoretical and experimental investigation of adaptive digital elements suitable for use as an output interface for digital stochastic computers is presented. An adaptive digital element using a binary rate multiplier is demonstrated to provide a significant improvement in accuracy without reduction in bandwidth characteristics. The experimental results are shown to be in close agreement with the various theoretical predictions.

List of principal symbols

- $A_i = \text{binary random variable}$
- $a_i = \text{constant}$ involved in averaging process
- E =analogue input voltage

 $f_{\rm e} = {\rm clock \ frequency}$

- $f_{\rm h} =$ output frequency of BRM
- M =mean state of ADDIE
- $N_{\rm s} = {\rm sample \ size}$

N =total number of counter states

n(t) = state of ADDIE at time t

p =generating probability of stochastic sequence

 $\hat{p}_{N_s} = \text{estimate of } p \text{ after } N_s \text{ samples}$

q = 1 - p

- $R_{\rm u}$ = standard deviation reduction ratio on count-up line of ADDIE
- R_{d} = standard deviation reduction ratio on count-down line of ADDIE
- S_t = estimate of value of p at time t

 $v_t =$ voltage at time t

 $V_{o} =$ voltage corresponding to ON logic level

V =maximum value of analogue input voltage

 $\alpha = \text{constant}$ used in exponential smoothing

 $\pi_{ij}(t) =$ probability of changing from state *i* to state *j* at time *t*

 $\pi_i(t) =$ probability of being in state *i* at time *t*

 $\omega_{3 dB} = 3 dB$ frequency of ADDIE

 $\epsilon = \text{error of ADDIE}$

 $\sigma_{n} =$ standard deviation of noise ADDIE

 $\tau = ext{circuit time constant}$

 $\varepsilon \{A(i)\} =$ expected value of A at the *i*th clock interval

 $\Delta t =$ width of clock pulse

1. Introduction

The basic idea of stochastic computation was originated independently and almost simultaneously in the U.K. and the U.S.A. (Gaines 1967 a, Poppelbaum

† Robert Gordon's Institute of Technology, School of Electronic and Electrical Engineering, Schoolhill, Aberdeen AB9 1FR.

Received 6 July 1973.

1967, Ribeiro 1967). Digital stochastic computers use probability as an analogue quantity—the probability of switching a digital circuit. It has been demonstrated that randomly-switched digital logic circuits with statistically independent inputs may be used to simulate the conventional analogue operations of summation, multiplication, inversion and integration. The stochastic computer is not quite as fast as an analogue computer and it is not as accurate as a digital computer but it possesses a speed-size-economy combination which cannot be matched by conventional machines (Gaines 1967 b). Recently some potential applications of the stochastic computer have been surveyed (Mars 1972).

Physical quantities within the stochastic computer are represented by the probability that a logic level in a clocked sequence will be ON. Since probability varies from 0 to 1 most physical variables have to be mapped into the allowable range of computer variables. The actual mapping used substantially influences the simplicity of the hardware required for a specific computation. Of the possible mappings which have been investigated (Gaines 1969) the mapping of most interest for the present study is the bipolar representation given by

$$p(ON) = \frac{1}{2} + \frac{1}{2} \frac{E}{V}$$
(1)

where $-V \leq E \leq V$. Here p(ON) represents the probability of occurrence of a pulse, E is the analogue input signal and V represents the maximum value of E. For this mapping both positive and negative quantities may be represented on one line. Clearly for maximum positive quantity E = V and p(ON) = 1, and for maximum negative quantity E = -V, p(ON) = 0. Zero is represented by a logic level with an equal probability of being ON or OFF. The theoretical basis of stochastic computation is provided by finite state automata theory (Booth 1967, Mars 1968).

The output of a digital stochastic computer will generally be in the form of a non-stationary Bernoulli sequence. Such a sequence can be considered in probabilistic terms as a deterministic signal with superimposed noise. The output interface of the system must be able to reject the noise component and provide a measure of the mean value of the observed sequences generating probability. The interface must also be amenable to reasonably simply synthesis with digital logic circuits. If it is assumed that the variations of the original deterministic signal are low compared with the superimposed noise, then the signal may be extracted from the noise by conventional low-pass filtering. Of the digital methods available for low-pass filtering the technique of most interest for our investigations is that of exponential smoothing (Brown and Meyer 1956, Brown 1962).

2. Theoretical analysis

2.1. Exponential smoothing

The process of averaging may be described by the equation

$$\hat{p}_{N_s} = a_1 A_{N_s} + a_2 A_{N_s-1} + \dots + a_i A_{N_s-1+i} + \dots + a_{N_s} A_1$$

(2)

Here A_i (=0 or 1) is the value of the input sequence at the *i*th clock pulse. For the estimate \hat{p}_{N_s} to be unbiased

$$\sum_{i=0}^{N_s} a_i = 1 \tag{3}$$

If all the constants a_i in eqn. (2) are equal, then eqn. (2) describes a moving average as given by

$$\sum_{i=1}^{N_{s}} a_{i} = N_{s}a = 1$$

$$\hat{p}_{N_{s}} = \frac{1}{N_{s}} \sum_{i=1}^{N_{s}} A_{i}$$

Any combination of the coefficients a_i which obeys eqn. (3) may be used to form an average of the variables A_i . If N_s is considered to extend to infinity then eqn. (3) may be satisfied by considering the variables a_i in the form of a geometric sequence. Thus we have

$$a_2 = \alpha a_1, \quad a_3 = \alpha^2 a_1, \quad \dots, \quad a_{N_s} = \alpha^{N_s - 1} a_1$$

$$\sum_{i=1}^{N_s} a_i = a_1 \cdot \frac{1 - \alpha^{N_s}}{1 - \alpha}$$

and if $\alpha < 1$

In this case

$$\mathcal{L}t\left[\sum_{i=1}^{N_s} a_i\right] = \frac{a_1}{1-\alpha}$$

Clearly if $a_1 = 1 - \alpha$, the original eqn. (3) is satisfied. Under these conditions eqn. (2) reduces to

$$\hat{p}_{N_{s}} = (1-\alpha)A_{N_{s}} + \alpha(1-\alpha)A_{N_{s}-1} + \alpha^{2}(1-\alpha)A_{N_{s}-2} + \dots + \alpha^{n}(1-\alpha)A_{N_{s}-n}$$
(4)

This method of averaging is known as exponential smoothing. If S_t represents the estimate of the average at time t using exponential smoothing then eqn. (4) may be rewritten as

$$S_{t} = (1 - \alpha)A_{t} + \alpha[(1 - \alpha)A_{t-1} + \alpha(1 - \alpha)A_{t-2} + \dots]$$

= $(1 - \alpha)A_{t} + \alpha S_{t-1}$
= $A_{t} + \alpha(S_{t-1} - A_{t})$ (5)

Equation (5) states that the new estimate at time t is equal to the observation at time t plus a correction term multiplied by α . The correction term is the difference between the latest observed value of the input, A_t , and the previously estimated value. The influence that the correction term exerts on the value of S_t depends directly on the value of the parameter α . For $\alpha = 1$, the estimate will be unchanged by the new information, and for $\alpha = 0$ the estimate will simply assume the present value of the observed input.

or

A. J. Miller et al.

If a signal with a high noise content is to be averaged, the estimate, S_t , must be made insensitive to small random fluctuations by choosing α to be close to one. If on the other hand the signal has a fairly low noise level, a high value of α can be used, and any change in the input signal will be quickly reflected in the averaged input. Under all circumstances a compromise will be involved between the noise rejection and the bandwidth characteristics of the system.

2.2. Analogue low-pass filtering

It is informative at this stage to compare the results obtained for exponential smoothing with the performance of a low-pass analogue filter. The voltage across a capacitor and a resistor connected in parallel depends on the rate of charging the capacitor. If the input to the parallel combination is a pulsed stochastic sequence then the voltage developed across the capacitor forms an estimate of the stochastic sequences generating probability. Each pulse in the stochastic sequence charges the capacitor by a fixed amount. The voltage on the capacitor can therefore only vary up to a certain maximum rate, and this rate is governed by the time constant of the circuit and the frequency of the master clock pulse. Due to the inability of the circuit to respond to high frequency fluctuations, it serves to filter out any high frequency variations in the probability.

It may be easily shown that the output voltage across the capacitor is related to the stochastic input sequence by the equation

$$v_{t} = v_{t-\Delta t} + \left[1 - \exp\left(-\frac{\Delta t}{RC}\right)\right] (A_{t}V_{o} - v_{t-\Delta t})$$
(6)

Here V_0 is the voltage corresponding to an ON logic level, and A_t is the value of the logic level (0 or 1) at time t. Δt represents the width of a pulse. Dividing eqn. (6) by V_0 and rearranging gives

$$\hat{p}_{t} = \left[\exp\left(-\frac{\Delta t}{RC}\right) \right] \hat{p}_{t-1} + \left[1 - \exp\left(-\frac{\Delta t}{RC}\right) \right] A_{t}$$

 $\hat{p}_t = \frac{v_t}{V_o}$ and $\hat{p}_{t-1} = \frac{v_{t-\Delta t}}{V_o}$

where

$$\hat{p}_{t} = \alpha \hat{p}_{t-1} + (1-\alpha)A_{t}$$

(7)

where $\alpha = \exp \{-[\Delta t/(RC)]\}$. Equation (7) is identical to eqn. (5) derived for exponential smoothing and this illustrates the fact that exponential smoothing is equivalent to using a low-pass analogue filter to suppress the high-frequency components of a waveform.

The digital synthesis in logic form of exponential smoothing is shown in Fig. 1. This circuit gives an output which is a measure of the generating probability of the stochastic input sequence. The circuit is sometimes called an ADDIE, which is an acronym for Adaptive Digital Element (Gaines 1967 a, Andreae 1968). The operation of the ADDIE is dependent on both the stochastic input sequence and the probability of a feedback sequence obtained from the current state of the up-down counter. If the probability of the

Thus




Figure 1. Noise ADDIE.

ADDIE being in state *i* at time *t* is $\pi_i(t)$, and the probability of changing from state *i* to state *j* at time *t* is $\pi_{ij}(t)$ then the probability of being in state *j* at time t+1 is

$$\pi_j(t+1) = \sum_{i=1}^N \pi_i(t)\pi_{ij}(t), \quad i = 1, 2, ..., j, ..., N$$

This shows that the operation of the ADDIE can be analysed as a nonstationary Markov process, with $\pi_{ij}(t)$ being a probability matrix with the rows summing to unity. The up-down counter's inability to jump states provides a restriction on the operation of the ADDIE. Thus if the counter is in the initial state *i*, it can move to states i-1 or i+1, or it can remain in state *i*. It follows directly that

$$\pi_{i, i-1}(t) + \pi_{i, i}(t) + \pi_{i, i+1}(t) = 1$$

The inability to the ADDIE to jump states is equivalent to the restriction in the analogue low-pass filter case of the capacitor only being able to change its voltage by a certain fixed amount. It is this constraint which introduces a degree of 'inertia' in the system and provides the filtering action to stochastic sequences.

2.3 Steady-state analysis of the ADDIE

The counter of the ADDIE will count up if both inputs are ON and down if both inputs are OFF. When the inputs are different no change of state will occur. Let the probability of the input sequence being ON at any clock interval be p and the probability of it being OFF be q. The ADDIE is a chainstructured automation with N+1 ordered states 0, 1, 2, ..., n, ..., N. It is shown in Appendix I that if the input signal is a stationary Bernoulli sequence, the states of the ADDIE will randomly fluctuate about a mean value given by

$$M = Np \tag{8}$$

The mean value will form an unbiased estimate of the input sequences generating probability and the distribution function of the ADDIE states will be binomial as given by

$$p_n = p^n q^{N-n} \left(\frac{N}{n}\right) \tag{9}$$

J.E.

A. J. Miller et al.

2.4. Transient response of the ADDIE

. Equations (8) and (9) describe the steady-state characteristics of the ADDIE. These equations may be used to derive an expression for the accuracy of the ADDIE in its measurement of a given stochastic sequences generating probability. The statistics of the input stochastic sequence will not always be constant, and to assess the ADDIE's capability of dealing with non-stationary sequences it is necessary to determine its response to a step input.

Let n(t) be the state of the ADDIE after t steps. It is shown in Appendix II that the expected state of the ADDIE after t steps is given by

$$\varepsilon\{n(t)\} = Np - \{Np - n(0)\} \left(1 - \frac{1}{N}\right)^t \tag{10}$$

Equation (10) indicates that the ADDIE will approach a new level along an exponential path. A time will be reached at which the inherent random fluctuations of the ADDIE states will be greater than the term

$$\{Np-n(0)\}\left(1-\frac{1}{N}\right)^t$$

At this time meaningful readings may be taken from the ADDIE. Unless t is very large a bias term will exist due to the exponential approach, and this bias term may only be decreased by decreasing the number of ADDIE states N. Although decreasing the number of ADDIE states increases the speed of response of the ADDIE to change, the error due to the random fluctuation of the ADDIE states will also be increased.

The equivalence between the operating characteristics of the ADDIE and a low-pass analogue filter may be illustrated by comparing the equations deseribing their transient response to a step input.

For the analogue circuit

$$v_t = V_o \left[1 - \exp\left(\frac{-t'}{\tau}\right) \right] \tag{11}$$

where

t' = time in seconds

 $\tau =$ circuit time constant

 $V_{\alpha} = v(t) \text{ as } t \to \infty$

For the ADDIE from eqn. (10) with n(0) = 0 we have

$$\varepsilon\{n(t)\} = Np\left[1 - \left(1 - \frac{1}{N}\right)^{t}\right]$$
(12)

where t =number of steps = $t'f_c$. Direct comparison of eqn. (11) and (12) gives

$$\tau = -\left\{ f_{\rm c} l_n \left(1 - \frac{1}{N} \right) \right\}^{-1}$$

Equation (12) may thus be rewritten as

$$n(t) = Np \left\{ 1 - \exp\left[t^{1}f_{c}l_{n}\left(1 - \frac{1}{N}\right)\right] \right\}$$
(13)

A study of an output interface for a digital stochastic computer

By multiplication of the time-constant term $-\{f_c l_n(1-1/N)\}^{-1}$ the ADDIE's transient response can be equated to that of the analogue filter. However, due to the noise added by the feedback sequence the ADDIE will be less accurate than the analogue filter. A simple calculation given in Appendix III shows that the variance of the analogue filter is given by (pq)/(2N-1). The variance of the ADDIE is obtained directly from eqn. (9) as (pq)/N. Thus for the same transient response characteristics the analogue filter is 2-1/N times as accurate as the ADDIE structure.

2.5. Relationship between bandwidth and accuracy

The frequency limitations of stochastic computing systems may be conveniently stated in terms of the 3 dB point of the ADDIE. The time constant τ of the ADDIE obtained from eqn. (13) is

$$\tau = -\left\{ f_{c}l_{n}\left(1-\frac{1}{N}\right) \right\}^{-1}$$

$$\omega_{3 \text{ dB}} = -f_{c}l_{n}\left(1-\frac{1}{N}\right)$$
(14)

Thus the 3 dB frequency is

If the error ϵ of the ADDIE is assumed to be the normalized standard deviation of the state distribution function, then

$$\epsilon = \left(\frac{pq}{N}\right)^{1/2}$$


Clearly the maximum error occurs when p = q = 0.5. Thus


$$\epsilon_{\max} = 0.5(N)^{-1/2} \tag{15}$$

The bandwidth may be related to the error by substituting eqn. (14) into eqn. (15) to give

$$\epsilon_{\max} = 0.5 \left(1 - \exp \left(-\frac{\omega_{3 dB}}{f_{c}} \right) \right)$$
(16)

Figure 2 shows a graph of error ϵ as a function of bandwidth normalized to clock frequency. Clearly the only method to reduce the slope of the graph to provide improved accuracy for a given bandwidth is to increase the value of the clock frequency f_c .





5 E 2

A. J. Miller et al.




Figure 3. BRM ADDIE.

3. Binary rate multiplier ADDIE

All the analysis so far has considered a noisy ADDIE structure with a feedback signal consisting of a Bernoulli sequence. If alternatively a deterministic feedback signal is used, the ADDIE will still form an estimate of the input sequence's generating probability. The implicit assumption in stochastic computation of statistical independence between signals is still applicable even if one of the signals is deterministic. The deterministic feedback signal may be conveniently generated using a binary rate multiplier (BRM) in the feedback loop as shown in Fig. 3. To differentiate this structure from the noise ADDIE we shall refer to it as a BRM ADDIE. The output frequency, $f_{\rm h}$ of the BRM is determined by the current state of the up-down counter and the clock frequency f_c . The generating probability of the feedback sequence is f_b/f_c . Due to the lack of random fluctuations in the feedback sequence the distribution function of the ADDIE states will be modified. In fact, as will be shown subsequently, the standard deviation is decreased compared with the noise ADDIE and this provides improved accuracy without reducing the bandwidth of the interface.

The operation of the BRM ADDIE can be classed as a non-Markovian process and hence theoretical analysis is extremely difficult. However it can be shown that a reduction in the standard deviation is to be expected and an expression which describes the extent of the reduction is developed below.

If the noise ADDIE is in a steady-state condition the variance of the distribution function is dependent on the variance of the count-up/count-down signals to the up-down counter. If the probability of an input pulse is p, then the probability of a feedback pulse is (1-p) due to the invertor in the feedback loop. The standard deviation of the count-up sequence, σ_n , for the noise ADDIE is thus

$$\sigma_n = [Np(1-p)[1-p(1-p)]]^{1/2}$$
(17)

Similarly for the BRM ADDIE the standard deviation of the count-up sequence $\sigma_{\rm b}$ is given by

$$\sigma_{\rm b} = \{(1-p)Np(1-p)\}^{1/2} \tag{18}$$

Equation (17) represents the standard deviation of a sequence with probability p(1-p) computed over N clock intervals. Equation (18) represents the standard deviation of a sequence with probability p computed over a sample size of (1-p)N clock intervals. The reduction in standard deviation, as expressed by a reduction factor $R_{\rm u}$, is obtained directly from eqns. (17) and (18) as

$$R_{\rm u} = \frac{\sigma_{\rm n}}{\sigma_{\rm b}} = 1 + \frac{p^2}{1-p} \tag{19}$$

A study of an output interface for a digital stochastic computer

Thus $R_{\rm u}$ is maximum when p=1 and decreases to unity as p tends to 0. Similarly for the count-down line the reduction ratio $R_{\rm d}$, may be calculated as

$$R_{\rm d} = \frac{\sigma_{\rm n}}{\sigma_{\rm b}} = \frac{1 - p(1 - p)}{p} \tag{20}$$

This reduction ratio has a maximum at p = 0 and decreases to unity as p tends to unity. The resultant effect of both reduction ratios has been investigated experimentally for a range of input probabilities.




Figure 4. Experimental system for measurement of distribution curves.

4. Experimental results

The experimental work is concerned with the steady-state and transient response characteristics of the two ADDIE structures.

4.1. Steady-state characteristics

The basic experimental arrangement is shown in Fig. 4. A deterministic 12-bit digital signal is compared in parallel form with a 12-bit sequence of random pulses obtained from a PRBS generator connected so as to generate a maximum length sequence (m-sequence). The resultant serial output from the comparator is a probabilistic representation of the original deterministic signal. This serial stochastic sequence is then fed to the input of an ADDIE which provides an estimate of the generating probability of the stochastic sequence. Typical state distribution curves for the noise and BRM ADDIE structures for a range of input probabilities are shown in Figs. 5 to 8. These distribution curves were plotted by connecting the output of the ADDIE to a PDP 8E digital computer. A computer programme was devised which interrogated the ADDIE states and stored the results in memory locations directly equivalent to each state of the ADDIE. Each time the ADDIE entered a particular state, the number stored in the equivalent memory location was incremented by one. A digital-to-analogue converter was arranged to provide an output by sweeping across the ordered locations. Due to its chain structure, the ADDIE produces an output sequence which is positively correlated. This correlation tended to obscure the true shape of the distribution function when computed over a short time interval. To avoid this problem the ADDIE was sampled at a low rate compared to the fundamental clock frequency.

The random number generator used for the experiments was a 28-stage shift register with exclusive-OR feedback from stages 3 and 28. Two 12-bit random numbers are required for the experiment ; one for the generation of the input sequence to the ADDIE and one for the generation of ADDIE feedback.




Figure 5. Sampled distribution of states. Input probability = 1/16.




Figure 6. Sampled distribution of states. Input probability = 1/4.





Figure 7. Sampled distribution of states. Input probability = 1/2.





Sampled distribution of states. Input probability = 15/16.

The 24 random bits used were arranged to be 24 consecutive bits of the *m*-sequence, and the shift register was clocked 32 times between the reading of each random number (Tauseworthe 1965). Thus if the clock frequency of the ADDIE is 100 kHz, the register must be clocked at 3.2 MHz.

The distribution curves for the noise ADDIE shown in Figs. 5 to 8 approximate well to the binomial distribution. This is consistent with the theoretical predictions of § 2.3 (eqn. (9)). As predicted for the BRM ADDIE, for a given input probability a decrease in variance occurs. The effect is most pronounced with input probabilities in the region of 0.5. It may be observed that the distribution curves for the BRM ADDIE are asymmetrical and a sharp discontinuity occurs at the mean value. This discontinuity is a characteristic of the BRM. It is due to a change of phase of the sequence when the BRM changes from a 'one-all-zero' state to a 'zero-all-one' state. The discontinuity occurs at probabilities of $1 - 1/(2^n)$ and $1/(2^n)$ where n is an integer. For intermediate values of probability the distribution curves are symmetrical.

The ADDIE structures provide a binary representation of the stochastic input sequences generating probability. As we have seen, this binary number will vary about a mean value and to obtain an estimate of the original physical variable it is necessary to apply the transformation E = V(2p-1) obtained from eqn. (1). The actual arithmetic manipulation is best performed on a digital computer. Usually the digital stochastic computer will be interfaced to a digital computer and the digital computer may be used to improve the accuracy of the output interface of the stochastic machine by sampling and averaging. If the ADDIE output is sampled N_s times and the average of the samples computed then the accuracy of the output is improved by the factor $1/\sqrt{N_s}$.

Figure 9 shows typical errors for a range of input possibilities for both noise and BRM ADDIES. These results were obtained by sampling the distribution




Figure 9. Percentage error full-scale as a function of input probability for two ADDIE structures. — BRM ADDIE, --- noise ADDIE, --- BRM ADDIE (negative correlation). N=100.

A study of an output interface for a digital stochastic computer

of ADDIE states 100 times and evaluating an average using the PDP 8E computer. The estimated value of the physical variable E is expressed as a percentage of the full-scale value V. The sampling technique permits the bandwidth-accuracy relationship to be adapted to a particular problem by initial specification of the number of samples.

The input Bernoulli sequences for the experiment were generated using independent random numbers. It was thought that negatively correlated random numbers might improve the accuracy of the BRM ADDIE since its basic operation is that of addition. This technique is sometimes used for Monte-Carlo simulations. The result of generating a negatively correlated input sequence for the BRM ADDIE is also shown in Fig. 9. The maximum error for the BRM ADDIE is of the order of $\pm 0.1\%$, and the improvement in accuracy is clearly evident. The correlated random number was generated by clocking the *m*-sequence shift register at the same clock frequency as the ADDIE. Negative correlation was achieved by negating all the sequences except the sequence feeding the most significant of the counter.

4.2. Transient response characteristics

The responses of both types of ADDIE to a range of step inputs are shown in Fig. 10. These curves were obtained in real time using a 12-bit D/A converter and a graph plotter. It may be observed that the response of the BRM ADDIE is almost identical to that of the noise ADDIE. The curves exhibit a close correspondence to the theoretically predicted curve obtained from eqn. (12). According to eqn. (12) the step response of the ADDIE is related to the




Figure 10. ADDIE step response characteristics. — BRM ADDIE, — — noise ADDIE.




Figure 11. Noise ADDIE step response characteristics as a function of number of states. (a) N = 1024, (b) N = 2048, (c) N = 4096.




Figure 12. ADDIE frequency response characteristics. (a) $f_c = 100 \text{ kHz}$, (b) $f_c = 75 \text{ kHz}$, (c) $f_c = 50 \text{ kHz}$; \bigcirc , BRM ADDIE; +, noise ADDIE.

total number of states. This was verified experimentally using the noise ADDIE and the results are shown in Fig. 11.

The frequency response of both types of ADDIE was measured for various clock frequencies and the results are shown in Fig. 12. As might be expected from the transient response results, little difference exists between the frequency response for both ADDIE's and the results show a close correspondence to the theoretical predicted curve obtained from eqn. (14).

A study of an output interface for a digital stochastic computer

651

5. Conclusions

An experimental and theoretical investigation has been performed of two types of adaptive digital elements suitable for use as an output interface for a digital stochastic computer. Compared with the noise ADDIE the BRM ADDIE has been demonstrated to provide an improvement in accuracy without reducing the bandwidth characteristics. From an economic viewpoint the BRM ADDIE is marginally cheaper than the noise ADDIE using currently available digital integrated circuits. The BRM ADDIE is to be used as the standard output interface in a digital stochastic computer, DISCO, presently under construction.

Appendix 1

Distribution function of ADDIE states

The generating probability of the feedback sequence is given by the state of the ADDIE, n. The probability that the feedback sequence is ON, $p_{\rm f}$, is given by

$$p_{\rm f} = \frac{N-n}{N}$$

The probability of the feedback sequence being OFF is

$$q_{\mathbf{f}} = 1 - p_{\mathbf{f}} = \frac{n}{N}$$

If $\pi_n(t)$ is the probability of being in state n at time t, then

 $\pi_n(t+1) = \pi_{n-1}(t)$. [probability of counting up]

 $+\pi_{n+1}(t)$. [probability of counting down]

 $+\pi_n(t)$. [probability of no change]

Therefore

$$\begin{aligned} \pi_n(t+1) &= \pi_{n-1}(t)[p \ . \ p_f] + \pi_{n+1}(t)[qq_f] + \pi_n(t)[pq_f + qp_f] \\ &= \pi_{n-1}(t)\left[p \ . \ \frac{N-n+1}{N}\right] + \pi_{n+1}(t)\left[q \ \frac{n+1}{N}\right] \\ &+ \pi_n(t)\left[q \ \frac{N-n}{N} + p \ \frac{n}{N}\right] \end{aligned}$$
(A 1)

To test that this equation applies in all cases, consider the extreme conditions when the counter is either empty or full up

$$\pi_{0}(t+1) = \pi_{1}(t)q \frac{1}{N} + \pi_{0}(t)q$$

Similarly

$$\pi_N(t+1) = \pi_{N-1}(t)p \frac{1}{N} + \pi_N(t)p$$

Thus eqn. (A 1) applies for extreme conditions.

Multiplying eqn. (A1) by θ^n and summing from 0 to N gives

$$\begin{split} \sum_{0}^{N} \theta^{n} \pi_{n}(t+1) &= \frac{p}{N} \sum_{1}^{N} \theta^{n} (N-n+1) \pi_{n-1}(t) \\ &+ \frac{q}{N} \sum_{0}^{N-1} \theta^{n} (n+1) \pi_{n+1}(t) \\ &+ \frac{q}{N} \sum_{0}^{N-1} \theta^{n} (N-n) \pi_{n}(t) \\ &+ \frac{p}{N} \sum_{0}^{N} \theta^{n} n \pi_{n}(t) \end{split}$$

Therefore

$$\begin{split} \sum_{0}^{N} \theta^{n} \pi_{n}(t+1) &= \frac{p}{N} \sum_{0}^{N-1} \theta^{s+1} (N-s) \pi_{s}(t) \\ &+ \frac{q}{N} \sum_{1}^{N} \theta^{s-1} s \pi_{s}(t) \\ &+ \frac{q}{N} \sum_{0}^{N-1} (N-n) \theta^{n} \pi_{n}(t) \\ &+ \frac{p}{N} \sum_{0}^{N} n \theta^{n} \pi_{n}(t) \end{split}$$

Each summation may now be extended from 0 to N, as each 'missing term' has a zero coefficient.

In the steady state

 $\pi_n(t+1) = \pi_n(t)$

Replacing s by n gives

$$\begin{split} \sum_{0}^{N} \theta^{n} \pi_{n} &= \frac{p}{N} \left\{ \sum_{0}^{N} \theta^{n+1} (N-n) \pi_{n} + \sum_{0}^{N} n \theta^{n} \pi_{n} \right\} \\ &+ \frac{q}{N} \left\{ \sum_{0}^{N} \theta^{n-1} n \pi_{n} + \sum_{0}^{N} (N-n) \theta^{n} \pi_{n} \right\} \\ &= \frac{\theta p}{N} \left\{ \sum_{0}^{N} N \theta^{n} \pi_{n} - (\theta-1) \sum_{0}^{N} n \theta^{n-1} \pi_{n} \right\} \\ &+ \frac{q}{N} \left\{ \sum_{0}^{N} N \theta^{n} \pi_{n} - (\theta-1) \sum_{0}^{N} n \theta^{n-1} \pi_{n} \right\} \\ &= \frac{\theta p + q}{N} \left\{ N \sum_{0}^{N} \theta^{n} \pi_{n} + (1-\theta) \sum_{0}^{N} n \theta^{n-1} \pi_{n} \right\} \end{split}$$
(A

2)

Let

 $G(\theta) = \sum_{0}^{N} \theta^{n} \pi_{n}$

A study of an output interface for a digital stochastic computer

Thus .

$$G(1) = \sum_{0}^{N} \pi_n = 1$$

and

$$G'(\theta) = \sum_{0}^{n} n \theta^{n-1} \pi_{\eta}$$

Thus directly from eqn. (A 2)

$$G(\theta) = \frac{\theta p + q}{N} \{ NG(\theta) + (1 - \theta)G'(\theta) \}$$
$$\frac{G'(\theta)}{G(\theta)} = \frac{Np}{\theta p + q}$$

Therefore

Since, when $\theta = 1$, G(0) = 1

$$G(\theta) = (p\theta + q)^n$$

Since π_n is the coefficient of θ^n in $G(\theta)$ we have

$$\pi_n = p^n q^{N-n} \left(\frac{N}{n}\right) \tag{A 3}$$

The distribution function of states of the ADDIE is thus binomial. It follows that if the input signal is a stationary Bernoulli sequence, then the state of the ADDIE will fluctuate about a mean value given by Np. The mean value will form an unbiased estimate of the input sequences generating probability.

Appendix II

Transieni responses of ADDIE

Let n(t) be the state of the ADDIE after t steps. The expected change in state between steps t-1 and t is given by

 $E\{n(t) - n(t-1)\} = [\text{probability of counting up}]$

- [probability of counting down]

$$= p \left\{ \frac{N - n(t-1)}{N} \right\} - q \left\{ \frac{n(t-1)}{N} \right\}$$
$$= p - \frac{n(t-1)}{N}$$

The average value of n(t) is

$$n(0) + E\{n(1) - n(0)\} + E\{n(2) - n(1)\} + \dots + E\{n(t) - n(t-1)\}$$

Thus the expected state of the ADDIE after the first step is

$$E\{n(1)\} = E\{n(0)\} + p - \frac{E\{n(0)\}}{N} = p + \left(1 - \frac{1}{N}\right)n(0)$$
$$E\{n(2)\} = E\{n(1)\} + p - \frac{E\{n(1)\}}{N} = p + \left(1 - \frac{1}{N}\right)E\{n(1)\}$$
$$= p + \left(1 - \frac{1}{N}\right)p + \left(1 - \frac{1}{N}\right)^2. n(0)$$

653.

Therefore

$$E\{n(t)\} = p \left[1 + \left(1 - \frac{1}{N}\right) + \dots + \left(1 - \frac{1}{N}\right)^{t-1}\right] + \left[1 - \frac{1}{N}\right]^{t} \cdot n(0)$$
$$= Np \left\{1 - \left(1 - \frac{1}{N}\right)^{t}\right\} + \left(1 - \frac{1}{N}\right)^{t} n(0)$$
$$= Np - [Np - n(0)] \left(1 - \frac{1}{N}\right)^{t}$$

Appendix III

Variance of analogue filter

Dividing eqn. (5) by V_o and re-arranging terms gives

$$S_{t} = \exp \frac{-\Delta t}{RC} S_{t-1} + \left(1 - \exp \frac{-\Delta t}{RC}\right) A_{t}$$

where

$$S_i = \frac{v_i}{V_o}$$

Replacing exp $[(-\Delta t)/(RC)]$ by (1-1/N) and squaring gives

$$(S_t)^2 = \left(1 - \frac{1}{N}\right)^2 (S_{t-1})^2 + 2\left(1 - \frac{1}{N}\right) A_t S_{t-1} \frac{1}{N} + A_t^2 \frac{1}{N^2}$$

By taking expected values and using the relationship

 $\varepsilon(A_t^2) = \varepsilon(A_t) = p$

the above equation becomes

$$c(S_t^2)\left(2-\frac{1}{N}\right) = p^2\left(2-\frac{1}{N}\right) - p^2\frac{1}{N} + \frac{p}{N}$$

Therefore

$$\varepsilon(S_t)^2 - p^2 = \frac{1}{N} (p - p^2) \frac{1}{2 - 1/N}$$

Thus

variance
$$=\frac{p(1-p)}{2N-1}=\frac{pq}{2N-1}$$

ACKNOWLEDGMENTS

The authors wish to thank Professor D. Kerridge of the Department of Statistics, University of Aberdeen, for his interest and for the specific suggestion on the use of negative correlation. One of the authors (A. J. Miller) wishes to acknowledge the support of an S.R.C. studentship.

References

ANDREAE, J. H., 1968, 'Learning machines—A unified view'. in *Encyclopaedia of* Information, Linguistics and Control (Pergamon Press).

BOOTH, T. L., 1967, Sequential Machine and Automata Theory (John Wiley).

BROWN, R. G., 1962, Smoothing, Forecasting and Prediction of Discrete Time Series (Prentice-Hall).

BROWN, R. G., and MEYER, R. F., 1956, 10th National Meeting of ORSA, San Francisco.

GAINES, B. R., 1967 a, American Federation of Information Processing Societies, Spring Joint Computer Conference, 30, 149; 1967 b, Electronics, 40, 72; 1969, in Advances in Information Systems Science, Vol. 2 (Plenum Press), p. 37.

MARS, P., 1968, Proc. Instn elect. Engrs, 115, 662; 1972, UKSC Conference, University of Glasgow, July.

POPPELBAUM, W. J., AFUSO, C., and ESCH, J. W., 1967, American Federation of Information Processing Societies, Fall Joint Computer Conference, 31, 635.

RIBEIRO, S. J., 1967, I.E.E.E. Trans. electronic Comput., 16, 261.

TAUSWORTHE, R. C., 1965, Maths Comput., 19, 201.