Skip to main content

Research Repository

Advanced Search

Analysis and hardware testing of cell capacitor discharge currents during DC faults in half-bridge modular multilevel converters.

Aboushady, A.A.; Ahmed, K.H.; Jovcic, D.

Authors

A.A. Aboushady

K.H. Ahmed

D. Jovcic



Abstract

This paper focuses on the behaviour of the cell capacitor discharge currents during DC faults in half-bridge modular multilevel converters. Active switches, not designed for fault conditions, are tripped to minimize discharge currents effect on the semiconductor switches. Two levels of device protection are commonly in place; driver level protection monitoring collector-emitter voltage and overcurrent protection with feedback measurement and control. However, unavoidable tripping delay times, arising from factors such as sensor lags, controller sampling delays and hardware propagation delays, impact transient current shape and hence affect the selection of semiconductor device ratings as well as arm inductance. Analytical expressions are obtained for current slew rate, peak transient current and resultant I2t for the cell capacitor discharge current taking into account such delays. The study is backed by experimental testing on discharge of a 900V MMC capacitor.

Citation

ABOUSHADY, A.A., AHMED, K.H. and JOVCIC, D. 2015. Analysis and hardware testing of cell capacitor discharge currents during DC faults in half-bridge modular multilevel converters. In Proceedings of the 11th Institution of Engineering and Technology (IET) International conference on AC and DC power transmission, 10-12 February 2015, Birmingham, UK. New York: IET [online], pages 1-7. Available from: https://doi.org/10.1049/cp.2015.0010

Conference Name 11th Institution of Engineering and Technology (IET) International conference on AC and DC power transmission
Conference Location Birmingham, UK
Start Date Feb 10, 2015
End Date Feb 12, 2015
Acceptance Date Feb 10, 2015
Online Publication Date Jul 13, 2015
Publication Date Dec 31, 2015
Deposit Date Jul 20, 2016
Publicly Available Date Jul 20, 2016
Publisher Institution of Engineering and Technology
Pages 1-7
DOI https://doi.org/10.1049/cp.2015.0010
Keywords Cell capacitor discharge; DC faults; Driver level protection; Overcurrent protection
Public URL http://hdl.handle.net/10059/1544

Files




Downloadable Citations